2005 ongoing still



www.jatit.org



E-ISSN: 1817-3195

# OPTIMIZATION OF 60-GHZ DOWN-CONVERTING CMOS DUAL-GATE MIXER USING ARTIFICIAL BEE COLONY ALGORITHM

<sup>1</sup>HAMID BOUYGHF, <sup>2</sup>BACHIR BENHALA, <sup>1</sup>ABDELHADI RAIHANI

<sup>1</sup>LSSDIA, ENSET Mohammedia, University of Hassan II Casablanca, BP 159 Bd Hassan II, Mohammedia –Morocco.
<sup>2</sup>LEAB, Faculty of Sciences, University of Moulay Ismail, BP 11201 Zitoune, Meknes – Morocco. E-mail: <sup>1</sup>hamid.bouyghf@gmail.com

#### ABSTRACT

In this article, we present an application of the Artificial Bee Colony (ABC) Algorithm for the optimal design of RF analog circuit designed to the telecommunication systems. This work illustrates down-conversion CMOS mixer with high conversion gain and improved Noise Figure (NF). After a presentation of the used algorithm, an application the optimum sizing of a dual-gate mixer (DG-MOSFET) is introduced. The proposed mixer converts input radio frequency signal of 60GHz to frequency output signal of 10GHz. The local oscillator frequency is 50GHz and a local oscillator power considered at 0dBm. The conversion gain of this mixer is -1.87dB and noise is 0.97dB. The results are validated by simulation under ADS and compared with already published works.

Keywords: Optimization, ABC Algorithm, DG-MOSFET, Frequency Mixer, CMOS 45nm.

#### 1. INTRODUCTION

Miniaturization and integration of device and electronic circuits continue to increase which makes the circuit design, more and more, very complicated. Optimal sizing of analog circuitry remains the bottleneck in the flood of analog design, which grows designers to invoking conventional engineering methods and approaches based on statistics [1].

The problem with these methods is that they are often very slow and they do not guarantee convergence to a global optimum. The use of an automatic method of sizing of analog components, to accelerate efficiently the process of analog design circuits is required.

Methods based on the use of heuristics appeared then to resolve optimization problems [2]. Among these heuristics, some are adaptable to many different problems referred to as Meta heuristics. They always offer approximate solutions for optimization problems at a very reasonable times [3]. Some (meta-) heuristics are also proposed in the literature and are used by the

designers, such as Tabu Search [4], Genetic Algorithms (GA) [5], local search (LS) [6], etc. However, the metaheuristics that gave the best results are those of nature inspired, they are inventive, resourceful, efficient, and easy to use and are known as SI: 'Swarm Intelligence Techniques' [7]. The SI techniques focus on animal conduct in order to develop some metaheuristics which can mimic their problem resolution abilities, such as Particle Swarm Optimization (PSO) [8], Ant Colony Optimization (ACO) [9,10,11] and, recently, Artificial Bee Colony (ABC) [12].

In this work, we focus on the use of an Artificial Bee Colony (ABC) to the optimal sizing of CMOS dual-gate frequency mixer for the Radio Frequency (RF) field.

The remainder of the paper is structured as follows: The second section deals with an overview of the ABC technique. The third section presents an application example dealing with the optimal sizing of a CMOS dual-gate mixer. 28<sup>th</sup> February 2017. Vol.95. No 4 © 2005 – ongoing JATIT & LLS

ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-
	3195	

The forth section highlights the results of the optimization, finally, concluding remarks are given in the last section.

produce a candidate food position from the old one in memory, the ABC uses the following expression (2):

# 2. ARTIFICIAL BEE COLONY ALGORITHM

Artificial Bee Colony (ABC) algorithm was proposed by Karaboga in 2005, for optimizing numerical problems [13, 14]. It is a population based stochastic optimization algorithm inspired by the intelligent collective foraging behavior observed in the bee colony.

The position of a food source represents a possible solution to the optimization problem and the nectar amount of a food source represents the quality (fitness) of the associated solution. The colony of artificial bees contains three groups of bees [15]:

The employed bees The onlooker bees The scout bees

First of all, the set of food source positions is generated randomly as  $x_i$  (i=1,...,SN), which is a D-dimensional vector. D corresponds to the number of optimization parameters. The variables contained in each vector must be optimized.

After initialization, the population of solutions is subjected to repeated cycles, MCN is C=1, 2...MCN the maximum cycle number. These cycles represent the research process made by the employed bees, the onlooker bees and scout bees. At the end of the research process, the employed bees share information on nectar food sources and their locations with onlooker bees that evaluate these information from all employed bees and choose food sources according to the Pi probability value, associated with this source, calculated by the following expression (1):

$$p_{i} = \frac{fit_{i}}{\sum_{n=1}^{SN} fit_{n}}$$
(1)

Where fit<sub>i</sub> is the fitness value of the solution (i) which is proportional to the amount of the nectar of the food source in the position (i). The employed bees looking in the vicinity of the previous source

 $\mathbf{x}_{i}$  New sources  $\mathbf{v}_{i}$  that offer more nectar. So as to

$$v_{ij} = x_{ij} + \phi_{ij} \left( x_{ij} - x_{kj} \right)$$
<sup>(2)</sup>

Where  $k \in \{1, 2, \dots, BN\}$  (BN is numbers of employed bees) and  $j \in \{1, 2, \dots, SN\}$  are randomly selected indices. Although k is randomly determined, it must be different from i.  $\phi_{ij}$  is a random number belonging to the interval [-1, 1], it controls the production of a food source in the vicinity of  $x_{ij}$ .

The food source whose nectar is abandoned by the bees, scouts replace it with a new source: If, during a predetermined cycle number called limit, a position cannot be improved, then this food source is assumed to be abandoned. Assume that the abandoned source is  $x_i$  and  $j \in \{1,2,\dots,D\}$ , then the scout discovers a new food source to be replaced with  $x_i$ . This operation can be defined as in (3):

$$x_{i}^{j} = x_{\min}^{j} + \operatorname{rand}(0,1)(x_{\max}^{j} - x_{\min}^{j})$$
 (3)

The increase in the number of scouts encourages the exploration process while the increase of onlookers on a food source encourages the exploitation process.

The main procedures of the algorithm are given below:

#### Initialize REPEAT

- Move the employed bees into their food sources and determine their nectar amounts.
- Place the onlookers into the food sources and determine their nectar amounts.
- Move the scouts for searching new food sources.
- Memorize the best food source found so far.

UNTIL (the requirements are met).

It is clear, from the above explanation, that in the ABC algorithm, there are four control parameters

28<sup>th</sup> February 2017. Vol.95. No 4 © 2005 – ongoing JATIT & LLS

ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-
	3195	

used: The number of the food sources which is equal to the number of employed or onlooker bees (SN), the value of limit and the maximum cycle number (MCN) [15].

Detailed pseudo-code of the ABC algorithm is given below [15]:



- ✓ Memorize the best solution achieved so far
- ✓ Cycle=cycle+1

Until cycle=MCN

ALGORITHM 1: Pseudo Code for The ABC Algorithm

# **3. APPLICATION EXAMPLE**

The proposed MATLAB implemented algorithm parameters are given in Table 1. The number of iterations of the ABC algorithm is equal to 10000.

Table 1: The ABC Algo	orithm Parameters
rameter name	Value

Parameter name	Value
Swarm	100
size(NP)	
Number of	50% of
Onlooker bees	The swarm
Number of	50% of
employed bees	The swarm
Number of	NP/2
food sources	

The ABC algorithm is applied to optimal sizing of the frequency mixer presented by the figure 1 (See fig 1 in the appendix (A)).

In this structure, the RF signal is applied to RF gate transistor, and LO signal at LO gate transistor. This topology can realized with two cascode transistors. RF transistor operate in saturation region for giving the high transconductance (gm\_rf) that is in function with drain voltage(Vds) of RF transistor and controlled by LO signal which its operated in linear region and work as switch.

One of advantages stated above cascode mixer has another major advantage over single device mixer is that the RF and LO signals can be applied to the separate gate to achieve improved isolation [16].

# 3.1 Calculations and Equations of Mixer

Output resistor calculation of mixer is determinate using the equivalent model of mixer circuit in small signal presented by the figure2 (See fig 2 in the appendix (A)):

The conversion gain is done by equation (4):

$$\operatorname{Conv}_{Gain} = \frac{\left| \operatorname{V}_{IF}(t) \right|_{a (w_{RF} - w_{OL})}}{\left| \operatorname{V}_{RF}(t) \right|_{a (w_{RF})}}$$
(4)

$$=\frac{\frac{2}{\pi}R_{out} \cdot g_{m_rf} V_{RF}}{V_{RF}}$$

Then

$$G_{v} = \frac{2}{\pi} g_{m_rf} R_{out}$$

28th February 2017. Vol.95. No 4 © 2005 - ongoing JATIT & LLS



ISSN: 1992-8645	<u>www.jatit.org</u> 3195				E	-ISSN: 1817-
And we have	the	parasitic	grid	to	bulk	capacitance

And we have:

$$R_{out} = \frac{V\_IF}{If} \Big|_{V\_RF=0}$$
(5)

To calculate Rout of our circuit, we must shortcircuit the entrance V\_RF, then the equivalent model becomes (See fig 3 in the appendix (A)).

To simplify the calculations, we use:

$$Z_{1} = [(R_{S} //C_{gs_{rf}}) + C_{gd_{rf}}]$$
(6)

$$//r \quad 0_{rf} \quad //C \quad gb_{rf} \quad //C \quad gs_{ol}$$

$$Z_{2} = C_{gd_{ol}} \quad //R_{2} \ //C \quad gb_{ol} \quad (7)$$

The schema of Fig.3 becomes:



Fig 4: Equivalent model using equivalent Impedances

Finally, the expression of Rout will be after the calculations:

$$\mathbf{R}_{\text{out}} = \frac{1}{\left[\frac{r_{0\_ol} + Z_2}{r_{0\_ol} Z_2} + \left(\frac{1 + g_{m\_ol} r_{0\_ol}}{r_{0\_ol}}\right) \frac{-Z_1}{r_{0\_ol} + Z_1 \cdot r_{0\_ol} \cdot g_{m\_ol} + Z_1}\right]}$$

Therefore, the conversion gain is:

$$G_{v} = \frac{2}{\pi} g_{m_{v}rf} \left[ \frac{r_{0_{o}l} + Z_{2}}{r_{0_{o}ol} Z_{2}} + \left( \frac{l + g_{m_{o}ol} r_{0_{o}ol}}{r_{0_{o}ol}} \right) \frac{-Z_{I}}{r_{0_{o}ol} + Z_{I} r_{0_{o}ol} g_{m_{o}ol} + Z_{I}} \right]$$
(9)-

g  $_{m \ rf}$  and g  $_{m \ ol}$  are transconductance of RF and LO transistors respectively and Rs resistor of source.  $C_{gs}$ ,  $C_{gd}$  and  $C_{gb}$  refer to parasitic grid to source capacitance, the grid to drain capacitance and

the	parasitic	grid	to	bulk	capacitance
resp	ectively.				

#### 3.2 Design Requirement and Specifications for **Optimization**

For analyzing the dual gate mixer performance, the gain function can be treated as multivariable nonlinear constrained optimization problem and is taken as the objective function for optimization with constraints.

Consider the optimization problems as follows:

Find 
$$X = \{x_1, x_2, x_3 \dots x_d\}$$

where  $x_{\text{lower}(n)} \le x_n \le x_{\text{upper}(n)}$ n = 1, 2, ..., d $F(\overrightarrow{X}), F(\overrightarrow{X}) \in R$ Minimize  $\vec{G}(\vec{X}) \leq 0 \ \vec{G}(\vec{X}) \in \mathbb{R}^{P}$  And Subject to:  $\vec{H}(\vec{X}) = 0 \quad \vec{H}(\vec{X}) \in \mathbb{R}^{Q}$ (10)

(P) inequality constraints to satisfy, (Q) equality constraints to assure, m parameters to manage.  $x_{\text{Lower (n)}}$  and  $x_{\text{upper (n)}}$  are lower and upper bound vectors of the variable parameters, respectively.

In this section, we deal with the optimal sizing of a CMOS dual-gate Mixer structure regarding the voltage gain presented by the S21

parameter. The input and output matching (via the scattering parameters S11 and S22) and H(x)presents the imposed constraints (saturation of MOS transistors, NF, S11, S22, etc.).

Former to optimize the performances of Mixer, we considerate:

- F(x): The conversion gain function (Objval).
- X: Number of parameters of the problem to be optimized (d=13:  $x_1, x_2, ..., x_{13}$ ):

$$W_{1,2} = x_1$$
,  $L_{1,2} = x_2$ ,  $W_{3,4} = x_3$ ,  $L_{3,4} = x_4$ ,  $L_{out} = x_5$ ,  
 $R_{out} = x_6$ ,  $Ce = x_7$ ,  $Lg_rf = x_8$ ,  $L_s = x_9$ ,  
 $R_{mirror} = x_{10}$ ,  $I_0 = x_{11}$ ,  $Lg_o = x_{12}$ ,  $C_{out} = x_{13}$ ,

With:

 $(W_1, L_1)$ ,  $(W_3, L_3)$  are widths and lengths of RF and LO transistors respectively. R mirror: Resistor of current mirror

Cout, Rout, Lout: (LRC) tank parameters.

G(x) represents a set of inequality constraints

L<sub>s</sub> inductor for source degenerated to be choice in consideration with linearity parameter

(Decreasing our mixer gain see APPENDIX (B)):

(8)

28th February 2017. Vol.95. No 4 © 2005 - ongoing JATIT & LLS



ISSN: 1992-8645	<u>www.jatit.org</u> 3195		E-ISSN: 1	1817-
$g_{meff}(Z_{deg}) = \frac{g_{m_rf}}{1 + g_{m_rf} \cdot Z_{deg}}$	(11)	The M_RF transistor must saturation zone to ensure transconductance and the	operate a high en a	in the g <sub>m</sub> good

(See APPENDIX (B))

Minimization expressions of losses for LO signal:

$$(C_{OL}*L_{OL})-1/\omega^2=0$$

- H(x) represents equality constraints such as input and output matching (S11 and S22 to be less the -10dB, etc.) of the Mixer.
- $\blacktriangleright$  The conditions of saturation of transistors, are presented by following expressions :
- Condition of saturation of M<sub>RF</sub> transistor :
- $(V_{dd} V_{tn}) \ge [\text{sqrt} (2*I_{ds(OL)}*L_{OL}/\text{Un}*\text{Cox}*W_{OL})+$ sqrt (2\*I<sub>ds(RF)</sub>\*L<sub>RF</sub>/W<sub>RF</sub>\*Un\*Cox)+I<sub>0</sub>\*R<sub>mirror</sub>]
- Condition of saturation of M<sub>OL</sub> transistor :

$$(I_0 * R_{mirror} - R_{out} * I_{ds(RF)}) + V_{tn} \le 0$$

The others constraints required for the CMOS Mixer design was the following:

- ✓  $F_{input}$ : V\_RF = 0.001sin (2\* $\pi$ \* $f_{RF}$ \*t)  $f_{RF} = 60 GHz$
- ✓ LO: V\_LO = 0.69+0.2  $\sin(2*\pi*f_{LO}*t)$ f<sub>LO</sub>=50GHz with, Power LO=0dBm
- ✓ Frequency range: 5~62 GHz
- ✓ Input impedance Zin: |Zin| = 50 ohm
- ✓ Voltage gain: To maximize
- ✓ NF with 50 ohm input matching < 3 dB

Therefore, to have optimal performances, the mixer circuit should satisfy the following conditions:

- > The small size for M LO transistor could certify a good switching comportment.
- > The M LO transistor must be in the linear area.
- > The M LO transistor must have a common mode equal to or proximate to its threshold voltage (V<sub>th</sub>=0.69V) in order to better exploit the excursion of LO signal and to improve the

switching operation.

transconductance and then а good conversion gain as will be demonstrated in the next section.

Table 2 presents the specifications of the circuit

Table 2: setting out

Parameter	Constraint
NF	< 3dB
S11 & S22	< -10dB
S21	To maximize

#### 4. RESULTS

The application of ABC algorithm gives the optimal values of the different variables of the circuit, which are represented in the table3.

Table 3: Optimal Dimensions

$W_{RF}/L_{RF}$	(µm/nm)	331.33/43.1
$W_{OL}/L_{OL}$	(µm/nm)	68.831/40
$W_2/L_2$	(µm/nm)	331.33/43.1
$W_4/L_4$	(µm/nm)	68.831/40
L <sub>Out</sub>	(nH)	3.77
R <sub>Out</sub>	(Ω)	695.95
Ce	(pF)	0.183
Lg_rf	(nH)	0.014
Ls	(nH)	0.993
R_mirror	$(k\Omega)$	1.3877
I <sub>0</sub>	(mA)	10.6
L <sub>g_ol</sub>	(nH)	0.0932
C <sub>Out</sub>	(pF)	17

In order to verify the validity of the results of simulations, which are shown in the following figure, are made in ADS 45nm technology with intermediate frequency F IF = 10GHz, using the optimal values generated by the application of the ABC algorithm:

#### 4.1 Conversion Loss (S21)

Fig 5 shows that the mixer has a conversion loss of -3.178dB.

28<sup>th</sup> February 2017. Vol.95. No 4 © 2005 – ongoing JATIT & LLS

www.iatit.org	F-ISSN 1817-
www.jutt.org	E 15514. 1017-
3195	
	www.jatit.org

Gate Mixer

#### 4.3 S11-Forward Reflection

As shown in fig.7, we have good isolation and good matching input impedance less than -10dB in the RF frequency. The S11 parameter simulated at 60GHz is -14.399dB.



Fig 5: The Simulated Return Loss For The Proposed Cascode Mixer

#### 4.2 Noise Figure (NF)

The Mixer noise figure simulated at 10 GHz is 1.241dB as shown in Fig 6.



Fig 6: The Simulated Noise Figure For The Dual-



Fig 7: S11 Parameter versus Frequency

#### 4.4 S22-Reverse Reflection

As shown in fig8, we have good isolation and good matching output impedance less than -10dB in the IF frequency (S22 at 10GHz is - 10.056dB).



Fig 8: S22 Parameter versus Frequency

First, The S21 value in Figure5 is approximately near than the desired gain of [-3 to 2] dB in millimeter frequency range. Therefore, we notice that the result is relatively good for our circuit design in 45nm technology. Secondly, the most important design specification was getting a noise figure of 3dB or less. As shown in Figure 6, the NF measured for this particular design is about 1.241dB and hence meets the design requirement. Finally, The Mixer designed using 28<sup>th</sup> February 2017. Vol.95. No 4 © 2005 – ongoing JATIT & LLS

	o 2000 ongoing tritti de 220	Jam
ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-
	3195	
he model has shown good m	atching at the	

the model has shown good matching at the input (S11 $\approx$ -14dB) and output (S22 $\approx$ -10dB).

To confirm the validity of the results generated by the ABC method. Figures 5, 6, 7, and 8 show ADS simulations performed using the sizes given in Table 3and they correspond to the results summarized in Table 4. The technology under consideration is 45nm CMOS technology with power supply equal to 1.2 V. We notice that simulation results are in good agreement with those obtained using ABC-matlab technique.

Table 4: Theoretical and Simulation Resu
--

Parameter (dB)	ADS (Simulation)	ABC (Matlab)
S21	-3.178	-1.86623
NF	1.241	0.9687
S11	-14.399	-15.431
S22	-10.560	-10.024

In this case, the conversion gain has assumed to get much higher priority among other design specifications. Table 5 presents a comparison between results obtained using the proposed ABC algorithm and those proposed in the published works [17-18-19]. So, one can easily notice that ABC performances are the competitive (See table 5 in the appendix (A)).

#### **5. CONCLUSION**

The presented work proposes an approach for the optimal design of dual-gate Mixer using the Artificial Bee Colony optimization algorithm. The ABC technique was used to optimally sizing of elements forming the Mixer while satisfies the inherent and imposed constraints and maximizes the objective function (conversion gain). Obtained sizing and reached results were first validated through ADS simulations and then compared to those presented in published works. It is shown that the mixer circuit is optimally designed for power gain of -1.87dB and noise figure of 0.97dB. Thus, the design with this optimization approach is useful in finding circuit element values speedily reducing the RF circuit designer time. Now, we are focusing on transforming the proposed ABC mono-objective algorithm into a multiobjective one.

# REFERENCES

- [1] F. Medeiro, R. R. Macías Fernández, F.V.R. Domínguez Astro, J.L. Huertas, A. R. Vázquez, "Global design of analog cells using statistical optimization techniques", Analog integrated circuits and signal processing, Vol. 6, No. 3, 1994, pp. 179-195.
- [2] C.R. Reeves "Modern heuristic techniques for combinatorial problems", Blackwell Scientific Publications, Oxford, 1993.
- [3] I.H. Osman, J.P. Kelly (Eds.),"Metaheuristics theory and applications", Kluwers Academic-Publishers, Boston, 1996.
- [4] F. Glover, "Tabu search-part II", ORSA Journal on computing, 2(1), 1990, pp. 432.
- [5] J. B. Grimbleby, "Automatic analogue circuit synthesis using genetic algorithms", IEE Proceedings-Circuits, Devices and Systems, 147(6), 2000, pp. 319-323.
- [6] E. Aarts, K. Lenstra, "Local search in Combinatorial optimization", Princeton: Princeton University Press, 2003.
- [7] F. T. S. Chan, M. K. Tiwari, "Swarm Intelligence: focus on ant and particle swarm optimization", I-Tech Education and Publishing, 2007.
- [8] M.Fakhfakh, Y. Cooren, A. Sallem, M. Loulou, P. Siarry "Analog Circuit Design Optimization through the Particle Swarm Optimization Technique", Journal of Analog Integrated Circuits & Signal Processing.
- [9] B. Benhala, A. Ahaitouf, M. Kotti, M. Fakhfakh, B. Benlahbib, A. Mecheqrane, M. Loulou, F. Abdi and E. Abarkane, Application of the ACO Technique to the Optimization of Analog Circuit Performances, Chapter 9, Book: Analog Circuits: Applications, Design and Performance, Ed., Dr. Tlelo-Cuautle, NOVA Science Publishers, pp. 235–255. 2011.
- [10] B. Benhala, A. Ahaitouf, A. Mechaqrane, B. Benlahbib, F. Abdi, E. Abarkan and M. Fakhfakh, Sizing of current conveyors by means of an ant colony optimization technique, The IEEE International Conference on Multimedia Computing and Systems (ICMCS'11), 2011, pp. 899– 904,Ouarzazate, Morocco.
- [11] A. Sallem, B. Benhala, M. Kotti, M. Fakhfakh, A. Ahaitouf and M. Loulou, "Application of Swarm Intelligence

28<sup>th</sup> February 2017. Vol.95. No 4 © 2005 – ongoing JATIT & LLS



ISSN: 1992-8645	www.jatit.org 3195	E-ISSN: 181
Techniques to the Design of Ana Circuits: Evaluation and Compariso Analog Integrated Circuits and Sig Processing. Springer, vol. 75, No. March 2013, pp. 499-516.	llog on," gnal 3,	
[12] B. Benhala, H. Bouyghf, A. Lachhab Bouchikhi "Optimal Design of Sec Generation Current Conveyors by Artificial Bee Colony Technique", IF International Conference on Intellig Systems and Computer Vision (ISCV' March 25-26, 2015, Fez, Morocco, pp 5.	, B. ond the EEE gent 15), 0. 1-	
[13] D. Karaboga, "An idea based on ho bee swarm for numer optimization,"Technical Report-TE Erciyes University, Engineering Fact Computer Engineering, Departm	ney ical R06, ılty, ent,	

[14] D. Karaboga and B. Basturk, "A powerful and efficient algorithm for numerical function optimization: artificial bee colony (ABC) algorithm," Springer Science+Business Media B.V. 2007.

2005.

- [15] D. Karaboga, B. Gorkemli, C. Ozturk and N. Karaboga, "A comprehensive survey: artificial bee colony (ABC) algorithm and applications," Artificial Intelligence Review, vol. 42, No. 1, 2012, pp 21-57.
- [16] M. Nakayama, K. Horiguchi, K. Yamamoto, Y. Yoshii, S. Sungiyama, N. Suematsu, and T. Takagi, A 1.9-GHz single-chip RF front-end GaAs MMIC with low-distortion cascode FET mixer, IEICE Trans Electron E82-C, 717–724, 1999.
- [17] Emami, S., Doan, C.H., Niknejad, A.M., and all, "A 60-GHz downconverting CMOS single-gate mixer" IEEE RFIC 2005.
- [18] Lai, I.C.H. and all, "60-GHz CMOS Down-Conversion Mixer with Slow-Wave Matching Transmission Lines" IEEE Asian Solid-State Circuits Conference, 2006.
- [19] H.C. Kuo, C.Y. Yang, et al. Design of a 60-GHz down-converting dual-gate mixer in 130-nm CMOS technology. EuMC, 2009, pages 405–408, October 2009

# Journal of Theoretical and Applied Information Technology <u>28<sup>th</sup> February 2017. Vol.95. No 4</u> © 2005 – ongoing JATIT & LLS



ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-
	3195	



E-ISSN: 1817-3195

<u>28<sup>th</sup> February 2017. Vol.95. No 4</u> © 2005 – ongoing JATIT & LLS



www.jatit.org

APPENDIX (A)



Fig 1: CMOS Dual-Gate Mixer (DG-MOSFET)



Fig 2: Equivalent Model of CMOS Dual-Gate Mixer in Small Signals



E-ISSN: 1817-3195

ISSN: 1992-8645 www.jatit.org



Fig 3: Equivalent Model of CMOS Dual-Gate Mixer.

Reference	[17]RFIC 2005	[18] ASSCC 2006	[19] EuMC 2009	This work
Process	0.13um CMOS	90nm CMOS	0.13um CMOS	45nm CMOS
Topology	Single-gate	Dual- gate	Dual-gate	Dual-gate
RF(GHz)	60	60	60	60
IF(GHz)	2	4	5	10
Conversion Gain(dB)	2	1.2	-2.7	-3.178
NF(dB)	NA	N.A	18.9	1.241

Table $5$ .	60-GHz	Mixer	Performance	Comparison
ruoic 5.	00 0112	minu	1 crjor manee	comparison

© 2005 - ongoing JATIT & LLS



ISSN: 1992-8645

www.jatit.org

E-ISSN: 1817-3195

#### **APPENDIX (B)**

Calculation of effective transconductance (g<sub>meff</sub>):

Consider the figure 9 below of the transistor charged by a resistor Rc with inductive source degeneration:



Fig 9: MOS transistor with inductive source degeneration

Equivalent model of this circuit in small signal is presented by the figure10 below:



Fig.10: Equivalent model of MOS Transistor circuit in small signal with inductive source degeneration

We have:  $v_{RF} = v_{gs} + v_1$ Then  $v_{gs} = v_{RF} - v_1$  $v_{RF} = (1 + Z_{\deg en} \cdot g_m) \cdot v_{gs}$  $v_{gs} = v_{RF} - Z_{\deg en} \cdot g_m v_{gs}$ Then  $v_{gs} = \frac{1}{(1 + Z_{\deg en} \cdot g_m)} \cdot v_{RF}$  and we have already  $v_{out} = -Z_C g_m v_{gs}$  $\frac{v_{gs} = -\frac{1}{(Z_C g_m)}}{(Z_C g_m)}$  $\frac{1}{901} \frac{v_{out}}{(Z_C g_m)} \frac{1}{(1 + g_m Z_{\deg en})}$  © 2005 – ongoing JATTT & LLS



So

$$A_{v} = \frac{v_{out}}{v_{RF}} = -\frac{Z_C g_m}{1 + g_m Z_{\deg en}}$$
$$A_{v} = \frac{v_{out}}{1 + g_m Z_{\deg en}} Z_C$$

$$A_v = \frac{v_{out}}{v_{RF}} = -\frac{g_m}{1 + g_m Z_{\deg en}} Z_C$$

$$g_{\rm m}(Z_{\rm degen}) = \frac{g_{\rm m}}{1 + g_{\rm m}.Z_{\rm degen}}$$
(11)

We notice, by pushing the reasoning to the extreme, and increasing enough  $Z_{\deg en}$  ( $Z_{\deg en} >> \frac{1}{g_m}$ ), the previous equation becomes:

$$g_{meff}(Z_{degen}) \approx \frac{1}{Z_{degen}}$$

Finally, L<sub>e</sub> inductors for source degenerated to be choice in consideration with linearity parameter (Decreasing our mixer gain see figure11 below):



Fig 11: g m versus input signal (V RF)

When  $L_{deg}$  increases, then we have more one gain in terms of linearity, however, this to the detriment of which g<sub>m</sub> is attenuated, affecting subsequently the conversion gain, which is, as we have already demonstrated, Proportional to g<sub>m</sub>.