

REVIEW OF LOW POWER DIGITAL DELAY LOCKED LOOP (DLL)

¹POUYA MAROOFEE, ¹KHAIRUN NISA' MINHAD, ¹MAMUN BIN IBNE REAZ,
¹NOORFAZILA KAMAL, ¹FAZIDA HANIM HASHIM

¹Department of Electrical, Electronic and Systems Engineering, Faculty of Engineering and Built Environment, Universiti Kebangsaan Malaysia, 43600 Bangi, Selangor, Malaysia

E-mail: pouya.lambo@hotmail.com, khairunnisa.minhad@siswa.ukm.edu.my,
mamun.reaz@gmail.com, fazila@eng.ukm.my, fazida@eng.ukm.my

ABSTRACT

Digital delay locked loop (DLL) mainly designed to solve the clock skew in a system. This review presents the advances of DLL structure and its comparison overviews in various applications from past to advance applications. Digital DLL evolutions, parameters and performance characteristic in reducing total power consumption are discussed and shall work as a guideline for the researchers who wish to undertake related research projects.

Keywords: Digital delay-locked loops, Low power, Low power consumption, Phase frequency detector

1. INTRODUCTION

Clock phase accuracy is important in many appliances from past to present. Therefore, a dynamic de-skew circuit is needed to solve the clock skew of applications. DLL is a digital circuit design and the structure is similar to a phase-locked loop (PLL). The main difference between DLL and PLL is an internal voltage-controlled oscillator (VCO) of PLL is replaced by a delay line in DLL. The delay-locked loop (DLL) is a dynamic de-skew circuit that adjust the internal circuit delay (circuit clock signal phase) with the circuit signal reference. DLLs are newer than PLLs and used more in digital applications. DLLs use variable phase to achieve lock and lock onto a fixed phase difference whereas PLL's use variable frequency block as they adjust their frequency until there is a lock. DLL widely used in electronic systems such as processors, audio-video devices, memories and global systems for mobile communications. DLL commonly operate in non-linear analog, digital and mixed mode DLL [1].

Register-controlled DLL is one type of DLL and exponentially increase of delay cells amount versus increase of control bits number [2]. Another type of DLL is counter-controlled DLL which used to replace of register-controlled for controller hardware reduction [3]. A successive approximation register-controlled (SAR) - binary access algorithm is used for locked time reduction [4]. The popular DLL is time to digital converter (TDC). Both TDC and SAR are hard to track upon its operation in wide frequency range with high power and area requirements [5].

This paper organized as follows. DLL overview in Section II will provide information of the DLL elements used to develop a complete DLL system. Section III highlights the implementation of low power DLL module in various applications and gives bigger perspectives of DLL block to the reader. The discussions addressed in Section III. Finally, Section IV provides our conclusions.

2. DLL OVERVIEW

Digital DLL contains three main components that include phase detector (PD), control mechanism (CM) and digital controlled delay line (DCDL) depicts in Figure 1.




Figure1: Basic DLL Block Diagram

Phase Detector (PD): PD is the main component in DLL that drives the subsequent counter of system output. PD needs to spend minimum time in Setup and Hold times for better performance in different application. Single D flip-flop (DFF) is a simple PD (Phase detector) as shown in Fig 2. The DFF detects differences between Q and clock reference as an input. When Q is in logic low, it means that the output clock is leading the input clock reference and the delay of delay line is increased to compensate the variance in PD until attaining the lock condition [6].




Figure 2: D-Flip Flop Phase Detector [6]

Another type of PD is dual output phase detector which is a regular phase error decisions as lag and lead based on Hold and Setup times respectively. This PD contains of two identical blocks, creating UP or DOWN output signal. Each block has two stages with pre-charge PMOS first stage output, controls the pre-charging of the second stage.




Figure 3: Dual Output Pd [7]

Control Mechanism: There are two types of control mechanism depend on different application of DLL. The first type DLL control mechanism is straight forward controlling mechanism shown in Figure 4. PD controls the clock differences among output, CLKOUT of the digital controlled delay line and clock reference as an input of PD. For instance, when CLKOUT output is in logic low, this indicates the output clock is leading the input clock reference and cause the delay of delay line increased to compensate with the difference in PD until attaining the lock condition.




Figure 4: DLL Controlling Mechanism [8]

Another DLL control mechanism is finite state machine (FSM) as depicts in Figure 5. This module is placed in between phase detector output and up/down counter. The FSM functions send a high or low signal to counter based on both output of PD and FSM internal state according to system initial conditions.




Figure 5: Controlling Mechanism Based On Finite State Machine [8]

Digital Controlled Delay Line: This module is an important structure in DLL which consists of two delay lines: Coarse Delay Line (as Gate-delay) and fine delay line (as Sub gate-delay). The coarse delay lines are made from CMOS logic gates in a cascade mode. It forms a delay line and the simplest delay lines are a sequence (chain). The chain constructed by cascaded inverters with each stage consisting of a couple of inverters and the necessary output tap is selected by multiplexer. The minimum delay of every stage is $2TD$ where TD is the common CMOS gate delay and requires $\log_2 N$ storage elements where N is stages number [9]. Figure 6 shows coarse delay line design discussed in [10].




Figure 6: Digital Controlled Coarse Delay Line As Inverter [10]

Figure 7 illustrates another implementation of coarse delay line. The delay line is composed of multiple delay cells connected. Each delay cell is made of multiplexer (MUX) along with a buffer. The input1 from the MUX of first delay cell is linked to VDD and then for all the other delay cells the input1 is linked to the previous stage cell output.




Figure 7: Digital Controlled Coarse Delay Line As MUX [9]

Fine Delay Line structures shown in Figure 8 and it used RC delay to generate delay. In Fig 8, the structure depends on cell resistance changes. Digital bits are used to control the



temperature-dependent inverter delays to the multiple delays. CMOS inverter can lock to a reliable clock, which also drives the open-loop delay line. This design has turned into a challenge as a result of trends related to CMOS scaling, high leakage current and low supply voltage. The key benefit of using CMOS design techniques is of its simplification to design for wide and fast-locking range requirements. The disadvantages of these techniques are jitters and variations of supply cause fluctuations in the digital outputs. This limited phase capture range on completely synchronous environments and complicates the start-up circuitry.

Ring oscillator architecture (ROSC): The ROSC based on DLL is reported by Zheng et al. [18]. The DLL used in the ROSC enables the system for sampling the reference clock series to obtain the period average of clock reference. The main advantage of ROSC is its operation with better skew and jitter performance. ROSC needs longer lock time, loop dependent process parameters. Besides that it is simpler to migrate to have much better tolerance which causes low supply voltage requirements. ROSC uses small active area, low power consumption and wide range of operating frequency.

Clock and Data Recovery (CDR): The usage of DLL block is to recover clock from sampling the input data and DLL clock generator prepare the clock signal of MUX to select the right data [19]. DLL CDR has better stability, lower noises and easy to design. However without VCO module in the CDR, phase errors frequently occur caused by supply and substrate noise

Successive Approximation Register (SAR): The function of SAR is to remove the harmonic locking issue in wide range performance, fast locking and close loop operation. SAR manages the application clock with small power consumption and low jitter [20][21]. In these reported works DLL provides better skew and jitter performance with immunity process but suffer harmonic locking issue and difficult process migration.

Phase frequency detector (PFD): Soh et al. worked on phase detector which is designed to overcome the limitation of speed and decrease the dead zone of the sequential [22]. The benefit of implementing PFD in DLL is dual path tuning. PFD also act as lock control circuit to check the switching between dual paths rapidly to perform

better stability. In opposite, it has disadvantages as high output jitter and quantization errors.

Spread Spectrum clock generation (SSCG): The function of SSCG is to reduce the electromagnetic emissions through synchronizing the digital systems. SSCG produce conventional period locking mechanism. Delay relies on delay cells of DLL and its feedback caused the quick accommodation happen when clock input is changed. DLLs are used to solve the problem of synchronization between communication of SSC and non-SSC clock domain. DLL output frequently is in lock condition when the initial harmonic is close to some other harmonics.

4. DISCUSSIONS

Recent design technology concept is continuously revised to improve such important criteria as low power consumptions and higher quality of performance. Various DLL architectures have been developed to meet low power consumption. Since 1997 a DLL designed in 0.35 μm CMOS technology consumed 3.2 mW power operated at 100 MHz under 2 V supply voltage [23]. The works reported in [1] tried to reduce power consumption between range of 36 mA – 29 mA with 1.8V, 1.6V, 1.6 V power supply respectively. Circuit design power consumption has been dramatically decreased to μW size and operated under 1.2 – 1.8 V input power supply voltage [10][16]. Table 1 shows DLL performance in different implementations reported between 1997 and 2014. There are few algorithms presented and reported have achieved reductions of power consumption including in ADC [10], microprocessor thermal [16] and AD-DLL [31] with 86.4 μW , 0.799 mW and 0.0194 Watt respectively. DLL is found for better performance because of its revolution in area size technology which is led to low power consumption and brings low jitter and wider range of operation phase.

We have described DLL's design considerations that include additive jitter, lock time, lock range, and power concern. From this study, jitter is identified as an important parameter in high-frequency operation. In order to reduce the jitter effects in a system, it is necessary to reduce the DLL's clock path. We found digital DLLs offer better jitter performance with low power consumption. The modelling part in designing a good DLL performance is very important and high standard simulation tool should be adopted to adjust and fix the clock skew. This paper has been



categorized into two areas to present the selected topics separately. From the review, we found that fully digital DLLs offer promising technology to deal with the stringent power consumption and high operating frequency requirements.”

5. CONCLUSIONS

Several digital DLL architectures are presented and discussed. Increased clocking system complexity, process variation, and wider supply voltage ranges are making DLL much more prevalent today. In this review, we presented a few low power DLL implementations proposed in previous study. DLL advantages and disadvantages in different application are reviewed. Future works will include the development of digitally controlled DLL circuit design simulation and the construction of mask design by using industrial standard design tool (Mentor Graphics). This review has also serves its purpose to provide initial guideline for the researches.

REFERENCES:

- [1] T. Matano, Y. Takai, T. Takahashi, Y. Sakito, I. Fujii, Y. Takaishi, H. Fujisawa, S. Kubouchi, S. Narui, K. Arai, M. Morino, M. Nakamura, S. Miyatake, T. Sekiguchi, and K. Koyama, “A 1-Gb/s/pin 512-Mb DDRII SDRAM using a Digital DLL and a Slew-Rate-Controlled Output Buffer,” *IEEE J. Solid-State Circuits*, Vol. 38, No. 5, 2003, pp. 762–768.
- [2] Y. G. Chen, H. W. Tsao, and C. S. Hwang, “A fast-locking all-digital deskew buffer with duty-cycle correction,” *IEEE Transactions on Very Large Scale Integration System*, Vol. 21, No. 2, 2013, pp. 270–280.
- [3] D. Dll, I. O. Circuits, J. Lee, K. Kim, C. Yoo, S. Lee, O. Na, C. Lee, H. Song, J. Lee, and Z. Lee, “Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM,” in *Proceedings IEEE International Solid-State Circuits Conference*, 2001, pp. 76–77.
- [4] S. Lu, T. Xu, and J. Chen, “An Improved Solution for the Fast-Locking All Digital SAR DLL,” *TEKONNIKA*, Vol. 11, No. 4, 2013, pp. 1849–1856.
- [5] A. Elshazly, R. Inti, B. Young, and P. K. Hanumolu, “Clock multiplication techniques using digital multiplying delay-locked loops,” *IEEE Journal of Solid-State Circuits*, Vol. 48, No. 6, 2013, pp. 1416–1428.
- [6] T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,” *IEEE Journal of Solid-State Circuits*, Vol. 29, No. 12, 1994, pp. 1491–1496.
- [7] Y. H. Kwak, Y. Kim, S. Hwang, and C. Kim, “A 20 Gb/s clock and data recovery with a ping-pong delay line for unlimited phase shifting in 65 nm CMOS process,” *IEEE Transactions Circuits Systems I Regular Paper*, Vol. 60, No. 2, 2013, pp. 303–313.
- [8] K. Oh, L. Kim, K. Park, Y. Jun, and K. Kim, “Low-jitter multi-phase digital DLL with closest edge selection scheme for DDR memory interface,” *Electronic Letters*, Vol. 44, No. 19, 2008, pp. 2008–2009.
- [9] Y. M. Wang and J. S. Wang, “A Low-Power Half-Delay-Line Fast Skew-Compensation Circuit,” *IEEE Journal of Solid-State Circuits*, Vol. 39, No. 6, 2004, pp. 906–918.
- [10] J. Gu and N. McFarlane, “Low Power Current Mode Ramp ADC for Multi-Frequency Cell Impedance Measurement,” *Proceedings Midwest Circuits Systems Symposium*, 2012, pp. 1016–1019.
- [11] H.-W. Lee, W.-J. Yun, and N.-K. Park, “A Low Power and High Performance Robust Digital Delay Locked Loop against Noisy Environments,” in *Proceedings IEEE Solid-State Circuits Conference*, 2008, pp. 241–244.
- [12] T. Hamamoto, K. Furutani, T. Kubo, S. Kawasaki, H. Iga, T. Kono, Y. Konishi, and T. Yoshihara, “A 667-Mb/s Operating Digital DLL Architecture for 512-Mb DDR SDRAM,” *IEEE Journal Solid-State Circuits*, Vol. 39, No. 1, 2004, pp. 194–206.
- [13] Y. J. Jeon, J. H. Lee, H. C. Lee, K. W. Jin, K. S. Min, J. Y. Chung, and H. J. Park, “A 66-333-MHz 12-mW Register-Controlled DLL with a Single Delay Line and Adaptive-Duty-Cycle Clock Dividers for Production DDR SDRAMs,” *IEEE Journal Solid-State Circuits*, Vol. 39, No. 11, 2004, pp. 2087–2092.
- [14] D. Shin, J. Song, H. Chae, and C. Kim, “A 7 ps Jitter 0.053 mm² Fast Lock All-Digital DLL with a Wide Range and High Resolution DCC,” *IEEE Journal Solid-State Circuits*, Vol. 44, No. 9, 2009, pp. 2437–2451.
- [15] D. Shin, J. Koo, W. J. Yun, J. C. Young, and C. Kim, “A Fast-Lock Synchronous Multi-phase Clock Generator Based on a Time-to-Digital Converter,” in *Proceedings IEEE on Circuits and Systems Symposium*, 2009, pp. 1–4.



- [16] D. Ha, K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, and D. Ham, "Time-Domain CMOS Temperature Sensors with Dual Delay-Locked Loops for Microprocessor Thermal Monitoring," *IEEE Transactions on Very Large Scale Integration System*, Vol. 20, No. 9, 2012, pp. 1590–1601.
- [17] M. Hsieh and L. Chen, "A 6.7 MHz-to-1.24 GHz 0.0318 mm² Fast-Locking All-Digital DLL in 90nm CMOS," in *Proceedings IEEE Solid-State Circuits Conference*, 2012, Vol. 45, No. 2, pp. 2010–2012.
- [18] J. Zheng, W. Li, X. Lu, Y. Cheng, and Y. Wang, "A Low Power and Small Area All Digital Delay-Locked Loop Based on Ring Oscillator Architecture," *Science China Information Science*, Vol. 55, No. 2, 2012, pp. 453–460.
- [19] V. Kumar and M. Khosla, "Design of a Low Power Delay Locked Loop based Clock and Data Recovery circuit," in *Proceedings IEEE India Conference*, 2011, pp. 1–4.
- [20] A. H. a El-Shafie and S. E. D. Habib, "An All-Digital DLL Using Novel Harmonic-Free and Multi-bit SAR Techniques," *Microelectronics Journal*, Vol. 43, No. 6, 2012, pp. 393–400.
- [21] R. J. Yang and S. I. Liu, "A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm," *IEEE Journal of Solid-State Circuits*, Vol. 42, No. 2, 2007, pp. 361–373.
- [22] S. Lip-Kai, M. S. Sulaiman, and Z. Yusoff, "A Fast-Lock Delay-Locked Loop Architecture with Improved Precharged PFD," *Integration Circuits Signal Processing*, vol. 55, No. 2, 2008, pp. 149–154.
- [23] B.-S. K. B.-S. Kim and L.-S. K. L.-S. Kim, "A Low Power 100 MHz All Digital Delay-Locked Loop," in *Proceedings IEEE on Circuits and Systems Symposium*, 1997, Vol. 3, pp. 1820–1823.
- [24] A. Atac, R. Wunderlich, and S. Heinen, "A Low Power DLL Based Clock Multiplier for Multistandard Wireless Smart Grid Communication," in *Proceedings International Communication System Networks and Digital Signals Symposium*, 2014, pp. 874–877.
- [25] J. Zhou and W. Dehaene, "A Synchronization-Free Spread Spectrum Clock Generation Technique for Automotive Applications," *IEEE Transactions Electromagnetic Compatibility*, Vol. 53, No. 1, 2011, pp. 169–177.
- [26] C. M. Ippolito, A. Italia, G. Palmisano, U. Catania, and F. Ingegneria, "A CMOS Auto-Calibrated I/Q Generator for Sub-GHz Ultra Low-Power Transceivers," in *Proceedings IEEE Radio Frequency Integrated Circuits Symposium*, 2011, pp. 2–5.
- [27] J. Wang, C. Cheng, J. Liu, Y. Liu, and Y. Wang, "A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop," *IEEE Journal of Solid-State Circuits*, Vol. 45, No. 5, 2010, pp. 1036–1047.
- [28] B. Ye, "A Wide-Range All Digital DLL for Multiphase Clock Generation," *Microelectronics Journal*, Vol. 41, No. 7, 2010, pp. 411–416.
- [29] T. Yamasaki, T. Nakayama, and T. Shibata, "A Low-Power Switched-Current CDMA Matched Filter Employing MOS Linear Matching Cell with on-chip A/D Converter," *Journal of Integrated VLSI*, Vol. 42, No. 2, 2009, pp. 254–261.
- [30] S. A. Dll, J. Wang, Y. Wang, C. Chen, and Y. Liu, "An Ultra-Low-Power Fast-Lock-in Small-Jitter All-Digital DLL," in *Proceedings of IEEE International Solid-State Circuits Conference*, 2005, Vol. 36, pp. 422–424.
- [31] B.-S. Kim and L.-S. Kim, "100 MHz All-Digital Delay-Locked Loop for Low Power Application," *Electronic Letters*, Vol. 34, No. 18, 1998, pp. 1739.



Table 1: Table of DLL Performance And Power Consumption Comparison

Year	Application	Supply Voltage	Power Consumption	No. References
2014	Digital-to-Time Converter	0.9 V	0.5 mW	[14]
2013	Clock multiplication technique	1.1 V	890 μ W	[24]
2012	Uses ADC	1.8 V	86.4 μ W	[10]
2011	Uses microprocessor thermal monitoring	1.2 V	799.8643 μ W	[16]
2011	Ring Oscillator	1.2 V	5.2 mW	[18]
2011	Solid State Circuit	1.2 V	14.5 mW	[17]
2011	A synchronization-free spread spectrum clock generation	3.3 V	1.45 mW	[25]
2011	Clock and data recovery circuit	1.8 V	799.8643 μ W	[19]
2011	CMOS auto calibrated I/O generator	1.2 V	-	[26]
2011	SAR technique	1.35 V	2.25 mW	[20]
2010	Clock synchronization in SoC.	1.0 V	1.012 mW	[27]
2009	Generation of multiphase clock	1.5 V	4.8 mW	[28]
2008	Code-division multiple access	2.0 V	1.65 mW	[29]
2007	variable Successive Approximation Register Algorithm	1.8 V	12.6 mW	[21]
2005	Fast-lock mixed-mode DLLs	1 V	2.43 mW	[30]
2004	production DDR SDRAMs	2.5 V	12 mA	[13]
2003	Time- to- Digital Converter	1.6 V	29 mA	[1]
1998	All-digital delay-locked loop	5 V	19.4 μ W	[31]
1997	Low power all-digital delay-locked loop	2 V	3.2 mW	[23]