© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org

E-ISSN: 1817-3195

INCORPORATION OF REDUCED 09, 0B, 0D AND 0E STRUCTURES INTO INVERSE MIX COLUMNS FOR AES-128 TECHNIQUE

¹M.SENTHIL KUMAR, ²Dr.S.RAJALAKSHMI

¹Research Scholar, SCSVMV University, Kanchipuram, Tamilnadu, INDIA.

²Professor, Dept of CSE, SCSVMV University, Kanchipuram, Tamilnadu, INDIA.

Email: ¹msklecturer@gmail.com, ²raji.scsvmv@gmail.com

ABSTRACT

Cryptography technique plays a vital role in Signal Processing, Wireless Communication, Satellite Communication, Cellular Mobile Communication and Wi-Max for high security features. AES Encryption is performed to convert plain text into cipher text, and AES Decryption is used to retrieve the original information through some secure Key. Encryption process is divided into Sub-Bytes, Shift-Rows, Mix-Column and Add Round key. Decryption process is split into Inverse Sub-Bytes, Inverse Shift-Rows, Add Round Key and Inverse Mix-Columns. Conventional AES Mix-Columns and Inverse Mix-columns are designed using X-Time unit. X-time unit is used to perform shift and XOR operation more than one time. Hence it consumes more area, delay and power. To overcome this problem, Inverse Mix-Columns unit is designed using reduced 09, 0B, 0D and 0E structures which perform 3 shift operations directly than XOR with fixed coefficient 1B. Number of Shift and XOR operation is reduced in proposed Inverse Mix-Columns structure. Hence reduced Inverse Mix-Columns based AES decryption provides less area, delay and power than conventional X-Time based AES decryption process. Simulation is performed by ModelSim6.3c and Synthesis is carried out Xilinx10.1. Implementation is performed on FPGA Spartan3 device.

Keywords: Cryptography, X-Time unit, Reduced Inverse Mix-Columns, Modified 09, 0B, 0D and 0E structures FPGA.

1. INTRODUCTION

Cryptography techniques are studied and practiced for high secure communication in the presence of unknown people. In general, it is about creating and examining procedures that conquer the authority of challenger and which are associated to different features in data security for example authentication data, data integrity, and confidentiality. Cryptology-related knowledge has improved a number of authorized problems [1]. At present cryptography refers encryption, which is the method of converting normal information (called as plaintext), into meaningless information (called as cipher text). Decryption is the reverse process, in other words, moving from the meaningless cipher text return to plaintext [2].

A secret message or cipher is a couple of algorithms that make the encryption process and the reversing decryption process. The exhaustive procedure of a cipher is restricted both by the algorithm and in each and every occasion by a key. This top secret key constraint is perfectly known just by the communicants for a particular message swap situation [13]. A "cryptosystem" is a structured list of building blocks of the encryption and decryption algorithms, finite possible cipher texts, finite possible plaintexts and finite possible keys, which correspond to each and every key [10]. Keys are significant, as secret messages without variable keys can be slightly broken with only the knowledge of the secret message used and are consequently useless.

<u>10th December 2014. Vol.70 No.1</u> © 2005 - 2014 JATIT & LLS. All rights reserved

www.jatit.org



messages were frequently used Secret straightforwardly for encryption or decryption without extra procedures for example integrity checks or authentication [9]. The major traditional cipher types are transposition ciphers, which reorganize the order of letters in a substitution ciphers and message which systematically modify letters or clusters of letters with additional letters or groups of letters. Easy versions of cipher have not at all offered much privacy from innovative enemies. An early replacement cipher was the Caesar cipher, in which every letter in the plaintext was restored by a letter to a few fixed numbers of locations further down the alphabet.

ISSN: 1992-8645

AES algorithm can be designed effectively by introducing efficient Key generation algorithm, Sbox, MixColumns/Inverse MixColumns and better Error detection and correction (EDC) code for fault detection and correction. Hamming code and extended hamming code are used to find fault detection in AES techniques [11]. Key generation is important in AES algorithm, which can be generated using different methods. We can perform the AES operation without Key to obtain high security [14].

Conventional S-box are designed using Linearity S-box and Non Linearity S-box, which consist of multiplicative inverse operation, shift operation and XOR operation or affine Matrix based S-box generation [12]. This S-box provides less security and occupies more chip size. To improve the security higher and reduce area and power, Composite S-box is used in current AES operation, which consist of Galois field $GF((2^4)^2)$ for 8 bit to provide high security and high speed operation [8]. MixColumns are designed using standard matrix operation such as 0, 1, 2, 3 operations. Efficient MixColumns operation are performed by introducing shrunk 0, 1, 2, 3 structures. Similarly Inverse MixColumns is performed by incorporation of reduced 09, 0b, 0d, 0e state matrix structures. Multiplier based MixColumns/Inverse MixColumns consumes more area and power [15]. To overcome this problem, Xtime unit is introduced in AES techniques [3] and [4]. It offers less area and power, when compared to multiplier based MixColumns/ Inverse MixColumns structures. Further to reduce the area, delay and power, the reduced Xtime unit is proposed in this paper.

In this paper, a novel reduced Xtime unit is presented to generate shrunk 09, 0b, 0d, 0e structures from regular Xtime unit in the decryption MixColumns structures. Then this reduced MixColumns is incorporated into AES 128 bit standard for smaller chip size, less delay and low power utilization than the all other methods. The main objective of this research work is to reduce the MixColumns/ Inverse MixColumns architecture to obtain low area, delay and power utilization than the conventional all other MixColumns. Also an efficient Composite S-Box technique is incorporated into AES to further improve the security than the Linear and Non-Linear S-Box.

Rest of the manuscript is structured as follows: Section1 briefly establishes the Advanced Encryption Standard (AES) algorithm and its importance in various applications; Section 2 describes about the conventional composite S-box and MixColumns based AES algorithm; Section 3 illustrates the construction of proposed Inverse MixColumns with reduced 09,0b,0d and 0e structures for low power, area efficient and high speed AES standard; Section 4 expresses the VLSI implementation of the proposed AES design and section 5 presents conclusions on our work.

2. CONVENTIONAL AES METHOD USING COMPOSITE S-BOX, XTIME BASED MIXCOLUMNS and INVERSE MIXCOLUMNS

Existing AES method is designed using Composite S-box Xtime based and MixColumns/Inverse MixColumns structures. The complex signal paths of the composite field S-Boxes, which is the major reason for their larger power utilization, can be spitted by converting few parts of the S-Box logic into two-level logic [7]. Even if converting the whole circuit into a single two-level logic configuration would enlarge the circuit size and lose an significant benefit of the composite field S-Box, exchanging carefully chosen sub-elements into two-level logic can make a much better S-Box for AES, if an appropriate partitioning of the S-Box into subelements is done [5]. The conventional composite S-box is shown in Figure 1 [17]. This S-box is incorporated into AES 128 bit operation to obtain high security than the linear and nonlinear S-box based AES techniques.

The conventional AES MixColumns is altered to get less area and delay than the previous MixColumns. This MixColumns architecture is reduced using X-time circuit as shown in Figure 2. In Masked AES architecture use complex

10th December 2014. Vol.70 No.1



© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-3195
15511. 1992-0045	www.jant.org	E-1351N. 1817-3175

MixColumns [15]. It contains eight multipliers and eleven adders. Hence it consumes larger area and power. In this conventional method, Xtime based MixColumns/Inverse MixColumns are used to reduce the area and power than the masked AES architecture. Because it contains only 12 adders and 4 Xtime in MixColumns and 21 adders and 7 Xtime units in Inverse MixColumns structures.



Figure 1 Block diagram of composite S-box for AES 128-bit.



Figure 2 Block diagram of Inverse MixColumns structure using Xtime unit for AES.

Composite S-box and Xtime based MixColumns are included in conventional AES architecture to analyze the area, delay and power utilization [6]. This conventional AES offers more area, delay and power. Further to reduce the area, delay and power of AES architecture, this Xtime based Inverse MixColumns are modified and presented in next section of this paper.

3. REDUCED XTIME BASED INVERSE MIXCOLUMNS

In the proposed method, a novel Inverse MixColumns is introduced to reduce the area and power than the existing AES method. The proposed Inverse MixColumns consists of reduced structures for 09, 0b, 0d and 0e state matrixes. Reduced 09, 0b, 0d and 0e state matrix structure are designed to generate the coefficient by using some equations. Instead of normal Xtime in the Inverse MixColumns, we are using reduced

<u>10th December 2014. Vol.70 No.1</u> © 2005 - 2014 JATIT & LLS. All rights reserved



ISSN: 1992-8645 <u>www.jatit.org</u> E-ISSN: 1817-3195

X-time unit to reduce the circuit complexity, area, delay and power.

In the reduced Xtime unit perform three shift

3-bit XOR operation for each 09, 0b, 0d and 0e structures, instead of 3 shift one by one and 8 bit XOR operation for every steps of inverse MixColumns as shown in Figure 3.

operation directly and every steps it perform only A[7:0] A[7:0] 1<< A[7:5] A[7:5] Coeff:9 3<< Coeff:b 2<< 8 bit 8 bit 8 bit 8 bit 8 bit 8 bit B[7:0] B[7:0] Reduced Xtime for Ob Reduced Xtime for 09 A[7:0] A[7:0] 1<< 2<< A[7:5] 1<< A[7:5] Coeff:d 1<< Coeff:9 1<< 8 bit 8 bit 8 bit 8 bit 8 bit 8 bit B[7:0] B[7:0] Reduced Xtime for Od Reduced Xtime for Oe Figure 3 Circuit diagram of reduced Xtime structures for 09, 0b, 0d, 0e in Inverse MixColumns.

128-bits MixColumns are performed by four 32bits and this 32-bit is split into four 8-bits. For Every 8-bits, 09 (01+08), 0b (01+02+08), 0d (01+04+08) and 0e (02+04+08) operation are

10th December 2014. Vol.70 No.1 © 2005 - 2014 JATIT & LLS. All rights reserved.



ISSN: 1992-8645	www.jatit.org	
performed in inverse MixColumns. From the of input last 3bits are shifted and then perfor	e 8-bit t rm 01,	$b_0 = b_5 \oplus b_6$
02, 04 and 08 operation for every steps of 0 0d and 0e structures. Last three bits (i e $h7:h5$) coefficient are gene	99, 0b, For 0e, the below entry the 3-bits coefficient	quation are a nts.
by using equations for every structures.	crace	$t_7 = 0$
For 09, the coefficient of 3 bits are generat using this equations	ted by	$t_6 = b_7$ $t_5 = b_6$
		$t_4 = b_5$
$t_7 = 0$	t	$b_3 = b_5 \oplus t_6$
$t_{6} = b_{7}$		$t_2 = b_6$
$t_5 = b_6 \oplus b_7$		$t_1 = b_5$

$t_4 = b_5 \oplus b_6$ $t_3 = b_5 \oplus b_7$ $t_2 = t_5$ $t_1 = t_4$ $t_0 = b_5$

Similarly for 0b, the coefficient of 3 bits are generated by using this below equations t - 0

$$t_7 = 0$$

$$t_6 = b_7$$

$$t_5 = b_6 \bigoplus b_7$$

$$t_4 = b_5 \bigoplus t_5$$

$$t_3 = b_5$$

$$t_2 = t_5$$

$$t_1 = t_4$$

$$t_0 = b_5 \bigoplus b_7$$

For 0d, the below equation are used to generate the 3-bits coefficients.

$$t_7 = 0$$

$$t_6 = b_7$$

$$t_5 = b_6$$

$$t_4 = b_5 \bigoplus b_7$$

$$t_3 = b_5 \bigoplus t_4$$

$$t_2 = b_6$$

$$t_1 = t_4$$

on are applied to make

$t_7 = 0$
$t_{6} = b_{7}$
$t_{5} = b_{6}$
$t_4 = b_5$
$t_3 = b_5 \oplus t_6$
$t_2 = b_6$
$t_1 = b_5$
$t_0 = t_3 \oplus b_7$

From the above equations, only 3XOR operations are required for every step of 09, 0b, 0d and 0e structures. Hence it is called as reduced Xtime unit. In this paper, a novel Inverse MixColumns of 09, 0b, 0d and 0e are performed using reduced Inverse MixColumns. Then this Inverse MixColumns based on reduced Xtime is incorporated into AES 128-bits cryptography process for high security, smaller chip size, high speed and low power utilizations than the conventional Xtime based AES 128-bits operations.

Limitation of Current S-Box and Inverse **MixColumns:**

Composite S-Box consists of Isomorphic mapping, Inverse affine, Multiplexer, Multiplicative Inverse, Inverse isomorphic mapping and affine. Isomorphic mapping is used to split GF (2⁸) into three GF (2²).Similarly Inverse isomorphic mapping is used to reconstruct three $GF(2^2)$ into $GF(2^8)$. Affine transformation and inverse affine transformation are performed for the fixed matrix. Multiplexer is used to select the encryption option, when the selection line is zero. Consequently, decryption process is performed by this composite S-Box, when the selection line of multiplexer is one. Multiplicative inverse operation is the important operation in composite S-Box. It is very difficult to design. In future, the complexity of multiplicative inverse operation will be reduced to improve the high security and to reduce the area and power utilization of composite S-Box. Also

10th December 2014. Vol.70 No.1

© 2005 - 2014 JATIT & LLS. All rights reserved



we cannot simplify fixed affine matrix. This is the limitation of this S-Box. In future, this composite S-Box will be designed by reducing the multiplicative inverse operation and affine matrix.



Figure 4 Flow diagram of reduced Inverse MixColumns for AES.

The Fig.4 Shows the flow chart of reduced inverse MixColumns. Initially, from 09, 0b, 0d and 0e structures, any one process is started depends upon the inputs. Every structures corresponding coefficient are generated using the

above equation. After that, the inputs and coefficients are processed to perform the inverse MixColumns operation. Here shift and XOR operation are performed to secure the data through substituted value.

10th December 2014. Vol.70 No.1

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org

E-ISSN: 1817-3195

4. **RESULTS AND DISCUSSION**

In this paper, the design of reduced inverse MixColumns with Shrunk Xtime unit is proposed for AES 128-bits process. The proposed AES process offers 5% area reduction, 5% delay reduction and 4.9% power reduction, when compared to the conventional AES process. Simulation is carried out by ModelSim6.3c and synthesis is carried out by Xilinx10.1. The proposed AES scheme is implemented in FPGA

gg wave - default										
Messages										
✓ /fullpipeline/clk	St1									
Ifullpipeline/reset 🤣	St1									
✓ /fullpipeline/decrypt_i	StO									
🖅 🕂 fullpipeline/data_in	3243f6a8885a308d3	3243f6a8	885a308d3	13198a2e0	370734					
🕀 🔷 /fullpipeline/encrypted_data	3925841d02dc09fbd	def62	7f3591	3925841d0	2dc09fbdc:	18597196	a0b32			
	0001100100111101:	00011001	001111011	110001110	111110101	000001111	010011100	010001010	111001101	D11000
	0001100100111101:	00011001	001111011	110001110	111110101	000001111	010011100	010001010	111001101	D11000
	10100100100111000	10100100	100111000	111111111	110010011	010001001	111100110	101001010	110110101	101011
	10101010100011110	10101010	100011110	101111100	000011011	000011101	110111100	011111011	111000001	D11010
	01001000011011000	01001000	011011000	100111011	101110011	001110001	110110011	101000011	010100110	111100
	11100000100100100	11100000	100100100	111111111	101000110	010000110	001101100	011110000	001101100	110110
	1111000100000000	11110001	000000000	110111101	010101110	000011001	001001001	100111011	110111110	D11001
	00100110000011100	00100110	000011100	010111000	010111001	111010100	000110110	111011111	011110100	001100
	01011010010000010	01011010	010000010	100001010	110001000	110010100	100111011	100000111	111010001	111100
	11101010100000110	11101010	100000110	101110011	110000000	001000100	010100110	011001011	010110010	101011
	00101011011111100	00101011	011111100	001010100	010110001	010001010	111011010	010101001	101010101	111110
	1010000011111010:	10100000	111110101	111111000	010111100	010000101	010000101	100101100	010010001	110100
	1111001011000010:	11110010	110000101	001010111	110010011	110101001	011010111	001010000	110101100	100110
	00111101100000000	00111101	100000000	100011101	111101010	001110001	011011111	110001111	100001111	000100
	1110111101000100:	11101111	010001001	010010101	000001101	010000101	001001011	011011111	111011011	001110
Itulloineline/rounds.kev	1101010011010001	11010100	110100011	100011011	111000011	111001000	001110011	101100001	111100101	011110
Now Now	1.8 ns	1	ns	1.2	ns	1.4	ns	1.6	ns	1.8

Figure 5 Simulation result of proposed AES encryption process.

📰 wave - default				
Mess	ages			
/pro_aes_dec_withoutxtime/clk		St1		
🖅 🖅 /pro_aes_dec_withoutxtime/data_in		3925841d02dc09fbd	d 3925841d02dc09fbdc118597196a0b32	
🕞 🔷 /pro_aes_dec_withoutxtime/decrypted_data		3243f6a8885a308d3	3 3243f6a8885a308d313198a2e0370734	
		1110100100110001(1 1110100100110001011111011011010101010	
		1110100100110001(1110100100110001011111011011010111001011001100100101	
		1000011101101110(0 100001110110111001000110101001101111001001001100111001111	
		1011111000111011:	1011111000111011110101001111111010101001110000	
		11110111100000110	111110111100000110100000000111111001d01110100d011001111011111	
		1010000101001111(101000010100111100111101111111001111000111010	
		1110000111111011:	111000011111101110010110011111001110100011001000101	
		0101001010100100:	010100101010010011001000100101000001010000	
		1010110011000001:	1.1010110011000001110101101011100011101111	
		0100100111011011:	0100100111011011100001110011101101001010	
		11010100101111111	10 1101010010111111010111010011000011110000	
		1101000000010100:	0.11010000000101001111001101010001100100	
		1010110001110111(1010110001110111011001101111001100011001111	
		11101010110100100	0 11101010110100100111001000001101101010001101101110111010	
		0100111001010100:	D: 0100111001010100111101110000111001011111	
		0110110110001000:	0101101101100010001010001101111010000100010000	
		1101010011010001:	110101001101000111000110111110000111110010000	
ioro aes der withoutytime/round6 kev		11101111000000	111011110100000000000000000000000000000	
	Now	1.8 ns	1.2 ns 1.4 ns 1.6 ns 1.8	n

Figure 6 Simulation result of proposed AES decryption process.

www.jatit.org

10th December 2014. Vol.70 No.1 © 2005 - 2014 JATIT & LLS. All rights reserved



Spartan3 to verify this functionality. Figure 5 shows the simulation result of AES encryption process. Active low reset is used in this process. So whenever the reset is high, 128 bit input are encrypted and it is given as iinput for decryption process. Decrypted output is obtained as shown in Figure 6. Original information or data is retrieved in decryption output. The results are

ISSN: 1992-8645

Table 1 Comparison between existing AES and proposed AES with reduced inverse MixColumns.

tabulated as shown in Table 1.

AES Decryption	Slices	Frequency (MHz)	Power (W)
Existing AES decryption with X-time based Inverse Mix- Columns	8685	210.194	16.819
Proposed AES decryption with reduced X-time based Inverse Mix-Columns	8214	221.312	15.979

The performances of proposed AES with reduced Xtime over existing AES with regular Xtime are analyzed as shown in Figure 7.



Figure 7 performances of proposed AES over conventional AES process.

The power consumption in case of existing AES with Xtime 16.819W, which is improved to 15.979W using reduced inverse MixColumns with shrunk Xtime, based proposed AES process. The number of occupied slices used in existing AES with Xtime is also reduced. In case of existing AES with Xtime it is 8685 and in reduced inverse MixColumns with shrunk Xtime based proposed AES it is 8214. The frequency utilization incase of existing AES with Xtime 210.194MHz, which is improved to 221.312MHz in proposed AES with reduced inverse MixColumns based on Shrunk Xtime unit.

5. CONCLUSION

In this paper, high speed and area efficient and low power Reduced 09, 0b, 0d and 0e structures is presented. Reduced 09, 0b, 0d and 0e are designed using shrunk Xtime compared to conventional Xtime. These shrunk Xtime is applied in the inverse MixColumns process to analyze the performance. After applying the shrunk Xtime in Inverse MixColumns, Improved Inverse MixColumns is applied to AES process further reduce the area, power and delay. The proposed AES with reduced Inverse MixColumns offers optimized 15% APD (Area=5%, Power = 4.9%, Delay=5%) product than the conventional AES process. This AES can be used in high security applications such as satellite communication techniques, Net Banking and ATM. The proposed Inverse MixColumns with reduced Xtime unit is best for optimum APT product. Further, we cannot reduce this inverse MixColumns. In future, we will try to minimize this Inverse MixColumns to further reduce the area, delay and power of Inverse MixColumns of AES. Also compact composite S-Box technique will be introduced in the AES by reducing the Multiplicative inverse structure or Isomorphic mapping. This will leads to further improve the security.

REFERENCES

- Abdelhalim, M.B., Aslan, H. K., Mahmoud, A. and Farouk, H., "A Design for an FPGA Implementation of Rijndael Cipher". ICGST-PDCS Journal, Volume 9, Issue 1, October 2009.
- [2] Advanced Encryption Standard (AES), FIPS-197, Nat. Inst. of Standards and Technol., 2001.

Journal of Theoretical and Applied Information Technology <u>10th December 2014. Vol.70 No.1</u>

© 2005 - 2014 JATIT & LLS. All rights reserved.



ISS	N: 1992-8645 www.	iatit.org E-ISSN: 1817-3195
[2]	Polomurugan L and Dr Lagoshanmurgar	Supported Cruptography? Journal of
[2]	E "Design of Efficient AES using modified	Theoretical and Applied Information
	mix-column architecture" International	Technology (IATIT) Vol 64 No.1 10 th
	Inix-column alcintecture. International	1000000000000000000000000000000000000
	Solonoo (UTES) Vol 1(7) pp1054	June 2014. [12] Sive Genesh E. Drof Velevuthern P. and
	1050 Oct 2012	[12] Siva Gallesli, E., FIOI. Velayullalli, K. aliu Dr D Manimagalai "A Sagura Saftwara
Г <i>4</i> Т	Polomumucon L and Dr. Locoshanmucom	Implementation of Nonlineer AES S Day
[4]	E "Design of High Speed and Low Area	with the Enhancement of Diametrics"
	E., Design of High Speed and Low Area	With the Enhancement of Biometrics.
	Masked AES Using Complexity Reduced	Electronics and Electrical Technologies
	International Journal of Computer Science	ICCEET LEEE 2012
	and Engineering Communications Vol 2	[12] Sklavos N and Kaufanaylau O
	Lague 2 May 2014	[15] SKIAVOS, N., allu Koulopaviou, O.,
[5]	Chatna Sanayyan Chatna Dhandyyai Nisha	Architectures and VLSI implementations
[ว]	Chetna Sangwan, Chetna Bhardwaj, Nisha	of the AES-proposal Rijndael, IEEE
	and Taruna Sikka, "VLSI Implementation of	Transactions on Computers, vol. 51, Issue
	Advanced Encryption Standard". Second	12, pp. 1454-1459, 2002.
	International Conference on Advanced	[14] Xiaona LV and Liping Xu, "AES encryption
	Computing & Communication	algorithm keyless entry system IEEE,
[7]	lechnologies, IEEE, 2012.	$\frac{2012}{100}$
[6]	Hodjat, A., Verbauwhede, I., "Area-	[15] Yi wang and Yajun Ha, "FPGA-Based
	Throughput Trade-Offs for Fully Pipelined	40.9-Gbits/s Masked AES with Area
	30 to 70 Gbits/s AES Processors". IEEE	Optimization for Storage Area Network".
	Transactions on Computers, vol. 55, 2006,	IEEE Transactions on Circuits and
[7]	pp.366-372.	Systems—II: Express Briefs, Vol. 60, No. 1,
[/]	Juanli Zeng, Yi Wang, Cheng Xu and Renfa	January 2013.
	Li, "Improvement on Masked S-box	$\begin{bmatrix} 16 \end{bmatrix} Y uan, Z., Wang, Y., Li, J., Li, K., and$
	Hardware Implementation, International	Zhao, W., "FPGA based optimization for
	Conference on Innovations in Information	masked AES implementation," in Proc.
501	Technology (IIT), IEEE, 2012.	IEEE 54th Int. MWSCAS, Seoul, Korea,
[8]	Matnew, S. K., Sheikh, F., Kounavis, M.,	2011, pp. 1–4.
	Gueron, S., Agarwal, A., Hsu, S. K., Kaul,	[1/] Sumio Morioka and Akashi Saton, "An
	H., Anders, M. A. and K. K.	Optimized S-Box Circuit Architecture for
	Krisnnamurtny, 53 Gops native GF(24)2	Low Power AES Design". CHES 2002,
	composite-field AES-encrypt/decrypt	LINUS 2323, pp. 172–180, 2003.
	accelerator for content-protection in 45 nm	
	nign-performance microprocessors, TEEE J.	
	501d-State Circuits, vol. 40, no. 4, pp. 707–	
[0]	//0, Feb. 2011.	
[9]	Nandelyman D "Handware Efficiency	
	Comparison of AES Implementations"	
	International Conference on Communication	
	Systems and Network Technologies IEEE	
	Systems and Network Technologies, IEEE,	
[10]	2012. I Richa Kumari Sharma Diradar S.D. and	
[10	Singh D.D. "Sharad Architecture for	
	Encryption/Decryption of AES"	
	International Journal of Computer	
	Applications (0075 9997) Values (0	
	Applications $(0973 - \delta\delta\delta7)$, volume 69– No 18 May 2012	
[1 1	INU.10, IVIAY 2013.	
[11]	Joenninkumar, B. and Kajamani, V., "VLSI Implementation of Very Dependent	
	Substitution Dox using Error Control	
	Substitution Dox using Error Control	

Algorithm for Substitution-Permutation