$\ensuremath{\mathbb{C}}$  2005 - 2014 JATIT & LLS. All rights reserved  $^{\cdot}$ 

ISSN: 1992-8645

www.jatit.org

# DESIGN OF LOW POWER DISCRETE TIME SIGMA-DELTA MODULATOR FOR ANALOG TO DIGITAL CONVERTER

### **RADHOUANE LAAJIMI**

Department of Electrical Engineering, Electronics Micro-technology and Communication (EMC) research group Sfax (ENIS), BP W, 3038 Sfax, Tunisia E-mail: <u>radwene\_fac@hotmail.fr</u>

#### ABSTRACT

Modulator is one of the most significant building-blocks in integrated discrete time component used in Sigma-Delta ( $\Sigma\Delta$ ) analog to digital converter. In this paper a novel structure of a switched-capacitor discrete time first order modulator Sigma-Delta is implemented at a supply voltage of 3 V. In addition, our design uses a Miller operational transconductance amplifier topology for low power consumption. The designed modulator has a resolution of 8 bits at a sampling frequency of 10.24 MHz. Eventually the modulator consumes only 1.16 mW of power under 3V. The core chip size of the modulator without bonding pads is 0.008 mm<sup>2</sup> (76 µm x 110 µm) by using the AMS 0.35 µm CMOS technology.

**Keywords:** Sigma-Delta modulation, CMOS technology, switched-capacitor circuits, Analog-to-digital (ADC), Analog circuit design.

# 1. INTRODUCTION

Low power consumption is not always a result of low supply voltages. The additional signal processing required to maintain the same or maybe an even better dynamic range despite the reduction in supply voltage, may cause additional power consumption. For example  $\Sigma\Delta$  analog to digital converter (ADC) [1] needs a low supply voltage between 0.5 and 0.6 V, which is sufficient to be embedded between 45 and 65 nm. The problem of this  $\Sigma\Delta$  ADC is how to conserve the same dynamic range at a supply voltage of 1.8 V. In order to resolve this problem, the using of switched capacitors filters for the noise shaping is necessary. Rather than use switches, the operational can be switched themselves.

In literature many types of ADC are proposed. Such as a successive approximation ADC [2]. This last uses a switched current to provide a resolution of 12 bits at a sampling frequency of 1.7 MHz, with current draw of 4mA, in 0.25  $\mu$ m CMOS technology. Another type of ADC based on a redundant signed-digit cyclic algorithm [3]. This design achieves a resolution of 12 bits at a sampling frequency of 1.7 MHz, with current draw of 1.8mA in 0.35 CMOS technology. According to successive approximation converter, the redundant signed-digit consumes only half the power. A low power ADC based on second order Sigma- Delta modulator [4], was designed to achieve a resolution of 16 bits at a sampling frequency of 12.8 MHz and a current draw of 2.76 mA. This design has a higher performance much greater than the previous designs due to the high output resolution of 16 bits. Another same architecture of low power approach used for third order  $\Sigma\Delta$  design [5]. It achieves a resolution of 10 bits, at a sampling frequency of 500 KHz, with current draw of 67  $\mu$ A in 0.7  $\mu$ m CMOS technology. According to the previous designs, this design illustrates a good example for the trade-off between performance and power consumption.

E-ISSN: 1817-3195

An incoming analog signal is sampled at very higher frequency by a  $\Sigma\Delta$  [6] converter. According to the Nyquist, the minimum sampling frequency is twice the maximum frequency of the incoming signal. An example for low quality speech is needed. Where the bandwidth is limited to 3.4 KHz, so the minimum sampling frequency must be 6.8 KHz. The sampling frequency of  $\Sigma\Delta$  converter used to be higher, 20 to 1000 times than the input analog signal. The first design parameter in a  $\Sigma\Delta$  converter is the oversampling ratio (OSR). It is the ratio of the sampling frequency which is based on the following formula:

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved<sup>.</sup>

ISSN: 1992-8645

#### www.jatit.org



$$OSR = \frac{F_s}{2 \times f_h}$$
 (eq 1)

Where  $f_b$  is the base frequency of the modulator [7]. The second design parameter is Signal to Noise Ratio (SNR). It is the result of the over-sampled of the input analog signal after the signal information is emphasized. For this reason the high oversampling leads to high resolution. In order to obtain higher SNR, it is necessary to filter out the noise by noise shaping using a filter.

The basic block diagram of a discrete-time first order  $\Sigma\Delta$  modulator is shown in figure 1. The input signal comes into the modulator via a summing junction. It then passes through the integrator which feeds a comparator that acts as a one-bit quantizer. The comparator output is fed back to the input summing junction via a one-bit digital to analog converter (DAC), and it also passes through the digital filter and emerges at the output of the converter.



Figure 1: Discrete-time first order Sigma-Delta Modulator

The input signal comes into the modulator via a summing junction. It then passes through the integrator which feeds a comparator that acts as a one-bit quantizer. The comparator output is fed back to the input summing junction via a one-bit digital to analog converter (DAC), and it also passes through the digital filter and emerges at the output of the converter.

The SNR of first order noise shaping can be derived as:

$$SNR = 6.02N + 1.76 - 5.17 + 30Log(OSR) (eq 2)$$

Where N is the resolution of the modulator [8].

The advantage of first order noise shaping is an improvement of the SNR by 9 dB for every doubling of the oversampling ratio as opposed to a 3 dB increase without noise shaping. It can be also be proved that implementing a second order  $\Sigma\Delta$ 

ADC can provide for much better noise shaping and a higher order resolution. Thus, the signal to noise ratio (SNR) is higher for a second order ADC converter [9].

In a discrete-time  $\Sigma\Delta$  modulator, the input is a sampled signal. It is possible to realize a continuous-time modulator as shown in figure 2. In this case the input signal and the loop-filter are continuous and the sampling operation only occurs before the quantizer.

Generally, modulators can be implemented either as a sampled-data system or in the continuous-time domain. The primary difference is that sampleddata systems employ switched-capacitor integrators while continuous-time systems use active-RC integrators in the modulators. For this reason Switched-capacitor integrators take advantage of a very small area by eliminating the need for physical resistors. In addition switched-capacitor systems are less sensitive to clock jitter and to the manner in which the operational amplifier settles.



Figure 2: Continuous-Time first order Sigma-Delta Modulator

Finally, the oversampling ratio in switchedcapacitor integrators is limited by the achievable bandwidths of the operational amplifier. This makes continuous-time modulators very appealing for high-speed applications.

The expected requirements for our analog-to-digital converter is to operate on low to mid frequency analog signals, at a resolution of 8 bits or higher, and to have power consumption on the order of mill watts in CMOS 0.35um technology.

The paper is organized as follows. Section 2 presents a review of Sigma-Delta modulator with theoretical analysis using MATLAB/Simulink in order to achieve a first order Sigma-Delta modulator with a number of bit equal to 8 bits. Section 3 describes the design of the first order  $\Sigma\Delta$ 

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved



ISSN: 1992-8645

www.jatit.org

E-ISSN: 1817-3195

modulator in which the performance with simulations results of each component is described using CADENCE to confirm the number of bit used in the previous section. In section 3, all main parameters of the described modulator are indicated with a full comparison of the most popular designs, in which the performance of each modulator is cited in table 4, in particular our design to specify the trade-off between higher speed and low power consumption. Conclusion is drawn in Section 5.

# 2. REVIEW OF SIGMA-DELTA MODULATOR



Figure 3: Block diagram of First Order Sigma-Delta Modulator using MATLAB/Simulink

First order  $\Sigma\Delta$  modulators are probably the most common category of the device which has more stability than second order and third order circuit. If we compare first order  $\Sigma\Delta$  modulator with the other types in terms of power consumption and size they consumed low power. In addition, the structure of first order  $\Sigma\Delta$  modulator has the advantages of being simple, robust and stable.

The functional diagram of the first order modulator simulated using Simulink in MATLAB is shown in figure 3. The single bit DAC is replaced by a simple wire. The input is a sinusoidal signal with 0.9 V amplitude and frequency 40 kHz. This signal is fed through only one integrator and is connected to the comparator at the output.

The modulated output as seen through the scope is shown in figure 4 with the input signal overlaid on it.

Behavioural simulations using MATLAB were carried out to find the optimal number of bits.



Waveform

From figure 5, it can be concluded the frequency spectrum of the output that Spurious Free Dynamic Range (SFDR), which is the ratio of the RMS value of the input sine wave for an ADC to the RMS value of the peak spur observed in the frequency domain being 55.15 dB.



Figure 5: Output power spectrum using MATLAB/Simulink

The resolution of the modulator was calculated from this expression:

$$n_b = \frac{SFDR - 1.76}{6.02} = 8.86 \ bits \qquad (eq \ 3)$$

#### 3. DESIGN OF THE FIRST ORDER SIGMA-DELTA MODULATOR

Figure 6 shows a block diagram of a complete first order  $\Sigma\Delta$  modulator using CADENCE. It is made up of an integrator (OTA), a comparator, a clock generator and a voltage source of 1.5V. These include a block diagram of switchers which contain three voltage input sources:  $V_{refm}$ ,  $v_{refp}$  and  $V_{moy}$ .

www.jatit.org

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved<sup>.</sup>



 Image: Source voite
 Source voite
 Source voite
 Comparator

Figure 6: A complete First order Sigma-Delta modulator using CADENCE

#### 3.1 Design of Basic CMOS OTA

#### 3.1.1 Analyze

ISSN: 1992-8645

The basic CMOS Operational Transconductance Amplifier (OTA) [10] is shown in figure 7. The first stage of OTA contains two input transistors formed by P-channel MOSFETs which are MP5 and MP6, with a current mirror formed by an Nchannel MOSFETs: MN1 and MN2. The second stage is a common source amplifier which is formed by only one transistor MN0. The polarisation block is composed of eight transistors: MP0, MP1, MP3, MN9, MN10, MN14, MN13, and MN8.



Figure 7: Basic CMOS Operational Transconductance Amplifier (OTA)

#### 3.1.2 Simulations results

Table 1 shows simulation results of the OTA with an effective load capacitance of Cl.

Table 1: OTA circuit performance

Parameter	ОТА
Supply voltage	3 V
DC gain	40 dB
Phase margin	71°
Unity gain frequency	80 KHz
Effective load capacitor (Cl)	0.2 pF
Process	AMS 0.35 µm

The results are optimized by the size of transistors in table 2 for a supply voltage of 3V. This scheme is simulated using T-spice based BSIM3v3transistor model for the AMS  $0.35\mu m$  CMOS technology.

Table 2: Dimensions of transistors of OTA

Transistors	W / L
MP5, MP6	28/0.35
MN1 , MN2	6 / 0.35
MP1	60 / 0.35
MN0	220 / 0.35
MN8, MN9, MN10, MN13, MN14	0.7 / 0.35
MP0, MP3	6/0.35

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

SSN: 1992-8645	www.jatit.org	E-ISSN: 1817-3195
----------------	---------------	-------------------

The OTA designed achieves a gain of 40 dB with a large gain bandwidth of 72 MHz and phase margin of 71 degrees for a capacitive load of 0.2 pF. The simulated output frequency response of our OTA is shown in figure 8. These results indicate that the OTA provides satisfactory performance to operate the modulator.



Figure 8: Frequency response of Operational Transconductance Amplifier OTA

#### 3.2 Design of Comparator

#### 3.2.1 Analyze

A comparator is a device used for  $\Sigma\Delta$  modulator. In our case, it compares two voltages and switches its output to indicate which is larger. The basic block of CMOS comparator is shown in figure 9.



Figure 9: Basic CMOS comparator

Figure 10 shows the layout of the designed comparator. This circuit is designed by using the 1-poly and 4-metal in AMS  $0.35\mu$ m technology.



Figure 10: layout of comparator

#### 3.2.2 Simulation results

The comparator is set up by putting the inverting input at 1.5 V and the not inverting at a sinusoidal signal with 0.5 V of amplitude and frequency 40 kHz. When a sine wave is input to the circuit, the comparator switches from positive rail to negative rail as shown in figure 11.



Figure 11: Simulation result of comparator

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved



www.jatit.org

E-ISSN: 1817-3195

#### 3.3 Design of Non Ovelapping Clock Phase Generator

The non-overlapping clock phase generator was designed as shown in figure 12.



Figure 12: Non-Overlapping Clock Phase Generator Circuit

A series of cascaded inverters with their W/L ratios being less 1 cause a significant delay in the output of the inverter. Figure 13 shows the output of the clock generator



Figure 13: Output of the clock generator

Figure 14 shows the layout of the designed phase generator. It is designed by CADENCE using AMS 0.35µm technology process.



Figure 14: Layout of Clock Phase Generator

#### 3.4 Design of source voltage

The voltage source is designed to produce a constant value of 1.5V.

As shown in figure 15, it is composed of two transistors formed by P-channel MOSFETs in order to maintain a voltage of 1.5V.



Figure 15: Source voltage (a) Schematic circuit (b) Layout circuit

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved

www.jatit.org



E-ISSN: 1817-3195



Figure 16: A layout of complete first-order Sigma-Delta modulator

### 3.5 Design of a complete Modulator Sigma-Delta

#### 3.5.1 Analyze

ISSN: 1992-8645

Figure 16 shows a layout of a complete first order  $\Sigma\Delta$  modulator. It is made up of only one integrator, a comparator, a source voltage 1.5V and a clock generator. These include switches for applying one of two references node voltages  $V_{refp}$  and  $V_{refm}$ , depending on comparator output polarity. It is indicated that the integrator and the comparator are based on the same amplifier.

# 3.5.2 Post layout Simulations

To confirm the result of the bit stream in the output of Modulator using MATLAB/Simulink, the figure 17 shows the same result obtained by CADENCE. Here, the pulse density output from a  $\Sigma\Delta$  modulator for a sine wave input is presented.



Figure 17: The post layout simulated output characteristics of modulator

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

# <u>www.jatit.org</u>

E-ISSN: 1817-3195

The proposed modulator was designed and simulated in a  $0.35\mu$ m process. Figure 18 shows the output power spectrum for a 40 KHz sine-wave.

ISSN: 1992-8645



Figure 18: The post layout simulated output power

#### spectrum.

From figure 19, it can be concluded from the frequency spectrum of the output that SFDR is equal to 49.79 dB with the measured SNR is 55 dB. The resolution of the modulator was calculated from this expression:

$$n_b = \frac{SFDR - 1.76}{6.02} = 7.98 \ bits \qquad (eq \ 4)$$

The ADC gives number of bit  $(n_b)$  equal to 8 bits. This result is the same as given by theoretical using MATLAB/Simulink.



Figure 19: Zoom of figure 17

# 4. RESULTS AND COMPARISON

The modulator is designed using a 0.35um CMOS process, the over sampling ratio is 64 with a signal band width of about 80 kHz. The modulator performance is summarized in table 3.

Parameters	Value		
Technology	AMS 0.35 µm		
Order of modulator	1		
Sampling Frequency (clock)	10.24 MHz		
Signal Band width	80 KHz		
Over sample Ratio(OSR)	64		
References	$\pm 1 V$		
Maximum Input	1 V <sub>pp</sub>		
Supply voltage	3 V		
Resolution	8-bit		
Quantizer resolution	1 bit		
Power consumption	1.162 mW		
Area	8360µm <sup>2</sup>		
	(76µm X 110µm)		

Table 3: Designed modulator parameters

The current state of the art in the design of  $\Sigma\Delta$  modulator is limited by the technology and the sampling speeds it is able to achieve. Here is a comparison table 4 of the most popular designs which also compares the published works with the current work. It can be seen that the current work consumes less power than most published work and achieves the resolution of 8 bits using one of the technology 0.35 µm CMOS process.

### 5. CONCLUSION

This paper investigates the design of first order modulator with switched-capacitor techniques. Recent research work on the low-power, lowvoltage, high performance  $\Sigma\Delta$  modulator design in  $0.35 \mu m$  CMOS technology has been presented. Before the design of the  $\Sigma\Delta$  modulator, it is necessary to use behavioural model using MATLAB/Simulink to determine the number of bits. Then with post layout simulations using CADENCE, we confirmed the resolution of 8 bits. Low power means a using of Miller operational transconductance amplifier which consumes low power and gives higher performance for our application. Compared to other  $\Sigma\Delta$  modulators, the first order single  $\Sigma\Delta$  modulator has many advantages on performance, stability, area and system specification requirements, especially the power consumption. The current state of the art in the design of  $\Sigma\Delta$  modulator is limited by the technology of 0.35µm. Moreover our design is characterised by higher sampling speed of 10.24 Mhz at the same time using a low power consumption.

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

E-ISSN: 1817-3195

Resolution	Voltage (V)	Area (mm <sup>2</sup> )	Speed (MHz)	Power (mW)	Technology (CMOS)	Bandwidth (Khz)	Order	Ref
14 bits	3.3	-	2.2	200	0.35µm	100	6	[11]
14 bits	1	-	5	0.95	0.35 µm	25	3	[12]
13 bits	1	0.41	10.24	5.6	0.35µm	50	2	[13]
14 bits	-	0.66	0.524	-	0.35µm	2.048	3	[14]
8 bits	3.3	0.57	0.524	-	0.35µm	2.048	1	[15]
12 bits	0.6	2.88	3.072	1	0.35µm	24	2	[16]
14 bits	3.3	-	12.8	2.14	0.35µm	25	2	[17]
15 bits	3	3.11	-	5	0.35µm	-	4	[18]
12 bits	3.3	-	1.024	1.4	0.35µm	4	2	[19]
14 bits	3.3	-	1.024	3	0.35µm	4	4	[20]
11 bits	2.5	0.1	0.12	0.5	0.35µm	0.1	3	[21]
8-bit *	3	0.008	10.24	1.162	0.35µm	80 Khz	1	This wo

Table 4: Comparison Table Of Most Popular Designs With Current Work (\*)

www.jatit.org

The comparison table of most popular designs is shown in table 4. It compares the published works with the current work. It can be seen that the current work consumes less power of 1.16 mW than most published work and achieves the resolution of 8 bits at higher speed of 10.27 MHz This design gives a good example for the trade-off between speed and power consumption.

ISSN: 1992-8645

Future work to extend the current design could be design optimization. For example, Miller operational transconductance amplifier designed can be gain boosted for enhanced noise shaping. Use of multi-bit ADC and DAC also can help increasing the resolution of the modulator. Dithering can also help increase the SNR. Dithering is a technique of intentional addition of white noise in the circuit which has proven to yield better inband noise attenuation. The first order modulator can be cascaded to a second order modulator to decrease the noise shaping. Also in order to design a complete ADC, it is necessary to add a decimation filter with modulator. A using of this decimation filter is one of the important blocks. Because it low-pass filters the output signal from the quantizer. Hence all of the quantization noise that doesn't appear within the bandwidth. Then filtering action that precedes the down-sampling operation ensures that aliasing doesn't occur. Finally the purpose of this paper is to design and fabricate the chip using AMS 0.35µm CMOS technology.

# **REFRENCES:**

- [1] Vineeta Upadhyay and Aditi Patwa, "Design Of First Order And Second Order Sigma Delta Analog To Digital Converter", International Journal of Advances in Engineering & Technology, July 2012.
- [2] J. Bourgette, D. Cavalari, B. Luo, "Design and Testing of a 0.25 um 12-bit Analog-to-Digital Converter," WIT, October 2001.
- [3] C. Aust, "A Low-Power, Variable-Resolution Analog-to-Digital Converter," Virginia Tech, June 2000
- [4] S.R. Norsworthy, R. Schreier, G.C. Temes, "Delta-Sigma Data Converters," (New York, IEEE Presss, 1997)
- [5] V. Peluso, M. Steyaert, W. Sansen, "Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters," (Kluwer Academic Publishers, Boston, MA, 1999).
- [6] Mohammed Arifuddin Sohel, K. Chenna Kesava Reddy, Syed Abdul Sattar, "Design of Low Power Sigma Delta ADC", International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.4, August 2012
- [7] YiWu et al, « Multi-Bit Sigma Delta ADC with Reduced Feedback level, Extended Dynamic Range and Increased Tolerance for Analog Imperfections » IEEE 2007 Custom Integrated Circuits Conference (CICC).
- [8] Pio balmeli, QiutingHuang, and Francesco Piazza, A 50-mW 14-bit 2.5-Ms/s  $\Sigma - \Delta$ Modulator in a 0.25um Digital CMOS Technology. IEEE Symposium on VLSI Circuits Digest of Technical Papers,2000

31 <sup>st</sup> October 20	14. Vol. 68 No.3
© 2005 - 2014 JATT & I	
<ul> <li>[9] K L Lee, R G Meyer. Low-Distortion Switched-Capacitor Filter Design Techniques [J].I EEE J. Solid-State Circuits. 1985, 20(6):1103-1113.</li> </ul>	& Proceedings of the International Conference on VLSI, VLSI '04, June 21-24, 2004, Las Vegas, Nevada, USA
<ul> <li>[10] Radwene Laajimi &amp; Mohamed Masmoudi:"A Novel Design of Two-Stage CMOS Amplifier Used For Sigma-Delta Analog to Digital Converter", 2012 International Conference on Design &amp; Technology of Integrated Systems in Nanoscale Era</li> <li>[11] Morizio, J.C.; Hoke, M.; Kocak, T.; Geddie, C.; Hughes, C.; Perry, J.; Madhavapeddi, S.; Hood, M.H.; Lynch, G.; Kondoh, H.; Kumamoto, T.;</li> </ul>	<ul> <li>[20] Sangyong Lee, Wonki Park, Kyongwon Min , Byong-Deok Choi ,SungChul Lee, "Sigma- Delta (Σ-Δ) ADC for Complex Sensor Applications", International Technical Conference on Ci, Vol.2009 No.7, 2009</li> <li>[21] Chen Jin et al 2010," Low-power switched- capacitor delta-sigma modulator for EEG recording applications ", J. Semicond. 31 075009 doi:10.1088/1674- 4926/31/7/075009</li> </ul>
Okuda, T.; Noda, H.; Ishiwaki, M.; Miki, T.; Nakaya, M. "14-bit 2.2-MS/s sigma-delta ADC's", Solid-State Circuits, IEEE Journal of, On page(s): 968 - 976 Volume: 35, Issue: 7, July 2000	Received 18 September 2009, in final form 7 February 2010.
[12] M. Dessouky, and A. Kaiser. Very Low- Voltage Digital-Audio 6. L Modulator with 88- dB Dynamic Range Using Local Switch Bootstrapping. IEEE J. Solid-State Circuits,2001, 36 (3) :349-355.	
[13] M. Keskin, U. Moon, and G. C. Ternes. A I-V 10-MHz Clock-Rate 13-Bit CMOS L 6. Modulator Using Unity-Gain-Reset Opamps. IEEE J. Solid-State Circuits, 2002, 37 (7): 822	
[14] D. Milovanovic, M. Savic and M. Nikolic, "A Third Order Sigma-Delta Modulator", Microelectronics, 2004. 24th International Conference on, 16-19 May 2004	
[15] Dragiša Milovanovi, Milan Savi and Miljan Nikoli," SECOND-ORDER SIGMA-DELTA MODULATOR IN STANDARD CMOS TECHNOLOGY", Proc. XLVIII ETRAN Conference, aak, June 6-10, 2004, Vol. I	
[16] G. Ahn, D. Chang, M. E. Brown, et al. A 0.6-V 82dB Deta-Sigma Audio ADC Using Switched- RC Integrators. IEEE J. Solid-State Circuits, 2005, 40 (12) : 2398-2405	
[17] S.K. Nathany," Design of fully differential discrete time Delta-Sigma modulator", These, Rochester institute of technology, New York, 2006.	
[18] Hsin-Liang Chen ; Tamkang Univ., Taipei ; Yi- Sheng Lee ; Jen-Shiun Chiang,"Low power sigma delta modulator with dynamic biasing for audio applications", Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on 5-8 Aug. 2007	
[19] Fun Ye, Jen-Shiun Chiang, and Chun-Cheng Wu ,"Low Power Sigma-Delta Modulator with Dynamic Biasing for Speech CODECs",	

Proceedings of the International Conference on Embedded Systems and Applications, ESA '04