<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org

IMPLEMENTATION WITH MULTITHREADING PROCESS USING EMBEDDED SYSTEM

# <sup>1</sup>K R JAYACHITRA, <sup>2</sup>Dr. L C SIDDANNA GOWD

 <sup>1</sup>Research Scholar, St.Peter's University, Avadi, Chennai, India.
 <sup>2</sup>Professor, ECE, GRT Institute of Engineering and Technology, Tiruttani, India Email: <u><sup>1</sup>jayamura1912000@gmail.com</u>, <sup>2</sup>gouda.lcs@gmail.com

#### ABSTRACT

In Embedded system based applications, the evolution of multicore architectures offers many performance enhancements like speed, concurrency, real-time implementation support etc. However, design issues like critical section handling, selecting optimal number of threads, racing condition avoidance, concurrent tasks handling etc. needs to be addressed. In this work, these issues are implemented for multicore architecture using openMP tool. Barrier region limitations are removed to exploit concurrency and demonstrated applications include are, (i) array filling multitasking (ii) sorting of number, and (iii) sorting of strings. In all the above examples, the performance of multicore is enhanced compared to single core.

Keyword: Multicore, Openmp, Racing, Multithreading, Embedded System.

#### 1. INTRODUCTION

Parallel programming models are required to exploit multicore architecture and eliminate performance handicapped languages [2,7]. Typical examples of multicore processor are listed in Table 1.

Table 1 Typical Processors And Reported Core.		
Processor	Reported cores	
Intel SCC	48	
AMF ATI RV7000	10	
NVIDIA Tesla C1060	30	
Intel XEON	4	
ARM MPCore	4	

#### 1.1 Power reduction in multiple cores

The power dissipation in single is related as  $P_{single} = CV^2 f$  where  $F \rightarrow$  number of times / second the circuit is oscillated [14,15]. In a multicore, the power dissipation is reduced [10] and is given by  $P_{multi} = 0.396CV^2 f$ . A processor with two cores has the frequency of oscillation influenced as in Figure 1.



Fig. 1 Example Of Two Cores

For the dual core processor, the frequency of oscillation is only half of the total oscillation and hence, power loss is reduced [9]. The two important performance enhancement factor and parallelism (multiple tasks actually active at one time) and parallelism (multiple tasks actually active at one time) are handled effectively to avoid limiting issues like racing, redundant threads, barrier region etc. In this work, the OpenMP (an API for writing multithreaded application with a set of compiler directives and library routines) suited for parallel processing is used [3,4,5,6]. The architecture of OpenMP is given in Figure 2.

#### **1.2 Multithread Implementation**

Threads are light weight processes and share process state among multiple threads and reduce the cost of switch context [8]. Threads interact through reads/writes to a shared address space. The synchronization among threads requires a scheduler and shall determine when to run which threads [16]. The use of multithreads offer performance enhancement [11], but certain issues such as racing avoidance, critical section handling, barrier region, etc. needs to ensure yield correct results.

# 2. RACE CONDITION IN MULTITHREADING

In a shared address model, unintended sharing of data causes race condition and results in altering the program's outcome (i.e. data loss) since, the threads are scheduled differently. Solving race conditions involves use of synchronization to protect data



# Journal of Theoretical and Applied Information Technology

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645	www.jatit.org	E-ISS

conflicts (or) change how data is accessed to minimize the excessive use of synchronization [1]. In this paper, fork-join parallelism model is used to transform a sequential algorithm into a parallel one. The code to create multithreads 'N'is listed below: omp set num threads [n] #progma OMP parallel

int ID=omp ge, thread num);

}

{

The omp set num threads and get thread num are runtime function and used to request a certain number of threads [11,13] and returning a thread ID respectively. The first tread is int exe from 'o', and the last thread to N-1. Also, only N-1 threads are created since the N<sup>th</sup> Parallel section can be invoked from the parent thread and a thread Pool exists to minimize cost of threads and a thread creation and destruction is eliminates for each parallel region. Barrier region refer to the waiting time due to some threads waiting for all the other threads to finish before proceeding.

### **3. IMPLEMENTATION OF THE WORK 3.1 Array Filling**

In this case, an array is to be filled with elements both using single core single thread and multicore multithread [12,17].

The implementation code is listed in Figure 2.

```
#pragma omp parallel shared © private (I,tid)
Num threads (NR THREADS)
{
        tid=omp get thread num();
       if (tid == 0
        {
       nthreads=omp_get_num_threads();
        printf("Starting array filling with %d
hreads\n",nthreads);
        }
}
```



SN: 1817-3195



Fig. 3 Threads Implementation

The meaning of different shared variable in this application is given in Table 2.

Table 2 Different Shared Variable Application			
NR_THREADS	No. of multithreads		
Value	size of the array i.e. the No. of Multithreads array to be handled by one thread		
tolarrsize	represents the total array size		
С	array of size "tolarrsize"		
Tid	Thread identifier		

The results are given in Figure 4 and Figure 5.



# Journal of Theoretical and Applied Information Technology

<u>31<sup>st</sup> October 2014. Vol. 68 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved



//printf("count value is %d\n",count);
 //printf("%d\n ", i);
 fscanf (ifp,"%d", &i);
 }
 fclose (ifp);
 #pragma omp nowait
 {
 ascend(a,tsortno);
 }
}
ed=omp get wtime();

#### 4. RESULTS AND DISCUSSION

fprintf(logfile\_1,"%ld",tsortno);

fprintf(logfile\_1," input ");

In this work, results described the consumed times to sort numbers using OpenMP multithreading in ascending and descending order respectively as shown in Figure 6 and Figure 7.

}

# Journal of Theoretical and Applied Information Technology

31<sup>st</sup> October 2014. Vol. 68 No.3 © 2005 - 2014 JATIT & LLS. All rights reserved



Multithread (Ascending) 0.000074





Figure 8 and Figure 9 described the consumed time to sort alphabets using multithread in ascending and descending order respectively.



Fig. 8 Time Taken To Sort Alphabets Using Multithread In Ascending Order

Fig. 9 Time Taken To Sort Alphabets Using Multithread In Descending Order

Size of Array

# 5. CONCLUSION

This work is concentrated on openMP for multithreading for ascending and descending process to calculate time consumption to sort number and alphabets. The comparison study of ascending and descending order between number (using openMP) and alphabet (using multithreading) is shown the difference to increase speed and reduce power loss in network.

# ACKNOWLEDGMENT

I acknowledge the help and facility offered by M/s MicroLogic Systems to carryout the multithreading process and embedded system studies with hardware environment.

#### REFERENCES

- [1] Ryo Mizutani and Kenji Ohmori, "A Design and Implementation Method for Embedded Systems Using Communicating Sequential Processes with an Event-Driven and Multi-Thread Processor", International Conference Cyberworlds, Darmstadt, on Germany, September 25 - September 27, Germany, 2012.
- [2] Umar Hamid, Haroon Shahzad and Muhammad Irfan, "Parallel Implementation of 1-D Complex FFT Using Multithreading and Multi-Core Systems", International Journal of Computer and Communication Engineering, Vol. 2, No. 2, March 2013.
- [3] Spiros Vassilios V N. Agathos, Dimakopoulos, Aggelos Mourelis, Alexandros Papadogiannakis, "Deploying OpenMP on an Embedded Multicore Accelerator", IEEE Conference, 2013.

# Journal of Theoretical and Applied Information Technology 31st October 2014. Vol. 68 No.3

	© 2005 - 2014 JATIT &	LLS. All rights reserved
ISS	N: 1992-8645 <u>www.jati</u>	t.org E-ISSN: 1817-3195
[4]	V. V. Dimakopoulos, E. Leontiadis and G. Tzoumas, "A portable C compiler for OpenMP V.2.0", in Proceeding on EWOMP, $5^{th}$ European Workshop on OpenMP, Aachen, Germany pp 5–11 September 2003	[13] M. Lee, B. Whitney and N. Copty, "Performance and Scalability of OpenMP Programs on the Sun FireTM E25K Throughput Computing Server", WOMPAT, pp. 19-28, 2004
[5]	M. Sato, Y. Nakajima, Y. Ojima and Y. Hotta, "OpenMP Implementation and Performance on Embedded Renesas M32R Chip Multiprocessor", in Proceeding of 6 <sup>th</sup> European Workshop on OpenMP (EWOMP'04), pp. 37– 42 2004	[14] Y. Zhang, M. Burcea, V. Cheng, R. Ho and M. Voss, "An Adaptive OpenMP Loop Scheduler fro Hyperthreded SMPs", in Proceeding of International Conference on Parallel and Distributed Systems (PDCS-2004), San Francisco CA Sentember 2004
[6] [7]	W.C. Jeun and S. Ha, "Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS", in Proceeding of ASP-DAC '07, 12 <sup>th</sup> Asia and South Pacific Design Automation Conference, IEEE Computer Society, Yokohama, Japan, pp. 44–49, 2007. B. Chapman, L. Huang, E. Biscondi, E.	<ul> <li>[15] Simon Schliecker, Mircea Negrean, Rolf Ernst, "Reliable Performance Analysis of a Multicore Multithreaded System-On-Chip", in Proceeding CODES+ISSS, ACM, 2008.</li> <li>[16] P. Crowley and J.L. Baer, "Worst-Case Execution Time Estimation for Hardware- assisted Multithreaded Processors", in Proceeding 2<sup>nd</sup> Workshop on Network</li> </ul>
[8]	Stotzer, A. Shrivastava and A. Gatherer, "Implementing OpenMP on a high performance embedded multicore MPSoC," in Proceeding of IPDPS '09, IEEE International Symposium on Parallel & Distributed Processing, Rome, Italy, pp. 1–8, May 2009. Greg Hoover, Forrest Brewer, Timothy Sherwood, "A Case Study of Multi-Threading in the Embedded Space", CASES'06, Seoul,	Processors, 2003. [17] M.A. Kinsy, M. Pellauer and S. Devadas, "Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System", in 21 <sup>st</sup> International Conference on Field Programmable Logic and Applications. IEEE Conference, September 2011.
[9] [10	<ul> <li>A. Snavely, L. Carter, J. Boisseau, A. Majumdar, K. S. Gatlin, N. Mitchell, J. Feo, and B. Koblenz, "Multi-processor performance on the tera mta", In ACM/IEEE Conference on Supercomputing (CDROM), pp. 1–8, 1998.</li> <li>Bernhard H.C. SPUTH, Oliver FAUST and Alastair R. ALLEN, "Portable CSP Based Design for Embedded Multi-Core Systems", Communicating Process Architectures, Peter</li> </ul>	
[11	Welch, Jon Kerridge, and Fred Barnes, IOS Press, 2006. Shah Bhatti, James Carlson, Hui Dai, Jing Deng, Jeff Rose, Anmol Sheth, Brian Shucker, Charles Gruenwald, Adam Torgerson and Richard Han, "MANTIS OS: An Embedded Multithreaded Operating System for Wireless Micro Sensor Platforms", Mobile Networks and Applications, Vol. 10, No. 4, pp. 563–579, 2005	
[12	R. Kumar, V. Zyuban and D.M. Tullsen, "Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads, and Scaling", Proceeding in International Symposium, on Computer Architecture (ISCA05), 2005.	