HARDWARE-SOFTWARE PARTITIONING ALGORITHM BASED ON BINARY SEARCH TREES AND GENETIC ALGORITHM TO OPTIMIZE LOGIC AREA FOR SOPC

1SONIA DIMASSI, 2MEHDI JEMAI, 3BOURAOUI OUNI, 4ABDELLATIF MTIBAA

Laboratory of Electronic and microelectronic,
University of Monastir, Monastir 5000, TUNISIA
E-mail: 1sdimassi@yahoo.com, 2jmehdie@gmail.com, 3ouni_bouraoui@yahoo.fr,
4abdellatif.mtibaa@enim.rnu.tn

ABSTRACT

This paper presents an approach based on hardware/software partitioning to minimize the logic area of System on a Programmable Chip (SOPC) while respecting a time constraint. Our contribution focuses on introducing a new hardware/software partitioning algorithm. This algorithm is based on the principle of Binary Search Trees (BST) and genetic algorithms. It aims to define the tasks that will run on the Hardware (HW) part and those that will run on the Software (SW) part. The proposed algorithm will determine the best partition that will reduce the number of tasks used by the HW and increase the number of tasks used by the SW and thereafter the area will be reduced. The results show that our algorithm significantly reduces the logic area compared to other well known algorithms.

Keywords: Logic area, Hardware/software partitioning algorithm, Binary search trees, Genetic algorithms, SOPC.

1. INTRODUCTION

Using a System on a Programmable Chip (SOPC) is increasingly common in embedded applications. A SOPC is a circuit comprising multiple functions such as one or more processors, one or more reconfigurable areas, a signal processor DSP (Digital Signal Processor), various peripherals and memory or analog parts. These circuits are increasingly used because of their small size and reduced costs compared to the use of various circuits for performing the same function. Therefore, many hardware and software techniques must be developed to satisfy specific constraints in terms of area, performance, power consumption, etc.

The term "Co-design" appeared in the early 1990s to mark a new way of thinking about the design of integrated circuits and systems. The co-design of software and hardware became necessary to meet the requirements of the embedded systems' market. Indeed, the emergence of multimedia systems (mobile phones, game consoles, etc.) resulted in a greater complexity of the electronics and economic competition requires a shorter design time. Many research teams have addressed the problem of hardware/software partitioning [1], [2], [3], [4] and [5]. Nevertheless, several specific tools that are related to platform simulation (or emulation) showed a genuine interest to help the designer in the design stage. Automation would guide the designer to decide the partitioning. Indeed, the partitioning problem is extremely difficult and depends on technological parameters (speed, consumption, etc.), application (architecture), economic parameters (cost of design and manufacturing) and "sociological" parameters (security, maintainability, testability, etc.).

Thus, in this paper, we present an effective approach based on hardware/software partitioning, Binary Search Trees (BST) and genetic algorithms to implement a data flow graph on SOPC circuit while minimizing the logic area. In this paper, we have implemented the hardware tasks of the graph in the Left Sub Tree (LST) of our binary search tree and the software tasks in the Right Sub-Tree (RST). However, the implementation of the hardware modules may degrade the design in terms of area. The main objective of our hardware/software partitioning approach is to balance all the design parameters to find a better trade-off between the logic area of the application and its execution time.
This paper is structured following six parts. After the introduction, we give an overview of the related works; in the third section, we present the hardware/software partitioning model. The fourth section shows the problem formulation and our suggested algorithm. In the fifth part, we present the experiments and their results. Finally, we end up with a conclusion.

2. RELATED WORKS

Cutting or partitioning hardware/software is an important phase of the system design. It consists of seeking the best compromise hardware/software and then deciding whether the implementation of the different parts of the system will be hardware or software. In general, the software is used to reduce the cost of the design and the hardware is used to increase the performance. Many techniques and algorithms have been proposed to assist the designer in this task. The ultimate goal is to automate this task.

Also, the designers were moving towards a mixed approach to design a system at a reasonable cost while meeting the performance imposed. A portion was performed with programmable components, it is the software part. The other part was conducted with specific hardware components in the application, it is the hardware part. The combined use of software and hardware resources required to design new methods to find the best trade-off between software and hardware parts (software/hardware partitioning) and enable them to design simultaneously.

In the design system, an optimization method generally consists of applying an optimization algorithm on the set of sub-functions of the specification. A partitioning algorithm is an optimization algorithm that seeks to minimize or maximize one or more criteria, such as the area, the execution time, consumption etc. In fact, an optimization algorithm can overcome the problems of estimating these criteria for one or more target architectures and to seek one or more optimized realizations for a given problem. [6] has introduced such heuristics and [7] conducted a comparison of several minimization algorithms implemented in the hardware/software partitioning.

In the literature, the problem addressed by the software/hardware partitioning, was meant to reduce the overall cost of the implementation in terms of hardware resources and improving performance in terms of execution time. Indeed, as opposed to hardware, the implementation of a software module requires more flexibility and less cost, but more execution time.

The exploration of the design space usually requires a partitioning step. That it is manual or automatic; its purpose is to spread the "functions" of the application on the software and hardware parts of the target architecture. This process is repeated until a solution or a set of solutions has been found satisfactory. The partitioning problem is very complex (NP-complete) and many approaches have been developed. In this context, we find the exact algorithms that are based on the Integer Linear Programming (ILP) [8], [9] uses the PACE partitioning [10] based on a dynamic programming algorithm [11] and branch and bound in [12]. The disadvantage of these algorithms is that they are very slow and can only be applied to small graphs. So, to solve these problems, researchers have tried heuristic algorithms that are more flexible and effective as the network throughput [13], simulated annealing [14] and [15], Tabu search [16], genetic algorithm [17], combined algorithm [18] and greedy algorithm [19].

We note also that there are many methods that rely on scheduling algorithms [20], [21], [22], [23] are combined with steps of selecting components.

Among the tools and methods of partitioning, we mention the following:

- COSYMA [15] is an environment for the exploration of the process of co-synthesis.
- Lycos [9] is a co-design environment that allows the exploration of the design space systems composed of a microprocessor and a hardware accelerator.
- SpecSyn [24], [25] is an environment of co-design, which is before the hardware/software synthesis. The heart of the methodology is the paradigm "SER" (Specify-Explore Refine).
- POLISHED [26] is a co-design environment that starts from the system specification and goes down to logic synthesis and the synthesis software.
- PICO (Program In, Chip Out) [27] is a co-design environment to generate systems compound of a VLIW or EPIC processor dedicated to the target application, a hierarchy of cache memories and non-programmable accelerator (systolic deviation).

As mentioned earlier, these optimization algorithms seek one or more achievements optimized for a given problem. In this paper, we have suggested an algorithm for hardware/software partitioning based on a binary search tree and a genetic algorithm that minimizes the logic area of the SOPC circuit.
3. HARDWARE/SOFTWARE PARTITIONING MODEL

The HW/SW partitioning model, defined in this section, considers the following characteristics: granularity, metrics associated with the functional blocks, computational model, representation of the solution and the cost function.

The behavioral description given in a high-level language is transformed into a data flow graph. Each node $v_i \in V$ corresponds to a part of the application that itself belongs to the base granularity (a single instruction or a basic block). Hence, a data flow graph $G=(V; E)$ is a directed acyclic graph describing the dependencies between the operations of an application. Where $V=\{v_1,v_2,\ldots,v_n\}$ is the set of nodes, $n$ is the number of nodes and $E$ is the set of edges $\{e_{ij}|i,j \leq n\}$.

Once the system is represented under this model, values for the metrics are associated to each node $v_i$. The following metrics are used: software latency ($L_S(v_i)$), occupied hardware area in slice ($A(v_i)$), and the hardware latency ($L_H(v_i)$).

In this model, a partitioning solution is expressed as an indicator vector $X_m$ that is defined as follows: $X_m=X_m(i)$; Where: $i\in[1,n]$ and $X_m(i) = 1$, if node $v_i$ will be implemented in hardware; however, $X_m(i) = 0$, if the node $v_i$ will be implemented in software.

Hence, our optimization problem can be modeled as follows:

$$\begin{align*}
\text{minimize} & \sum_{v_i \in G} X_m(i)A(v_i) \\
\text{subject to} & L(G) \leq T
\end{align*}$$

Where :- $T$ is the temporal constraint

$L(G)$ is the whole latency of the graph $G$

4. PROBLEM FORMULATION AND PROPOSED ALGORITHM

The trees are mainly the data structure used to store ordered data and according to Knuth they are the largest non-linear structure involved in the computer science. They are widely used in all fields, because they are well adapted to the natural representation of organized and homogeneous information, and they have a great speed and a handling convenience. We find this structure in all computing areas, whether for the example of compilation (syntax trees to represent expressions or possible productions of language), imaging
the SW part, were in the right sub-tree. The question that arises is if this partitioning HW/SW is the optimal one according to our time constraint or not. Two cases may arise: the first case in which the application execution time of the realized partitioning is less than our time constraint, so in this case, we will find what are the HW tasks that we can migrate to the SW part and vice versa in the second case where the application execution time exceeds the time constraint. In this way, we have reduced our search space, in fact, instead of performing a search in a whole binary tree; we search in the left or right sub-tree as appropriate. This investigation tasks in question will be carried out according to the principle of genetic algorithms. The pseudocode of our proposed algorithm is shown in figure 1.

5. EXPERIMENTS AND RESULTS

To confirm our approach, we have implemented the 16-DCT task graph on FPGA Xilinx Virtex®-5. The Xilinx Virtex®5 development kit enables a high performance embedded design in Xilinx FPGAs.

---

### Figure 1: Pseudo-code

```plaintext
1: Begin
2: Initialize the number of the generation size and the temporal constraint \( t_{const} \);
3: Build the Binary Search Tree (BST)
4: Assign the Left Sub-Tree (LST) to the hardware part and the Right Sub-Tree (RST) to the Software part of the architecture;
5: Calculate the execution time \( t_{ex} \);
6: If \( t_{ex} \leq t_{const} \) then
7: Initialize the first generation \( P_0 \) with the individuals of the LST;
8: Calculate the fitness of each individual in \( P_0 \);
9: Copy the individual with the smallest fitness to the solution;
10: while (termination conditions) do
11: Select two individuals \((g_1, g_2)\) from the current generation;
12: Perform crossover on \((g_1, g_2)\) to produce two new individuals \((g_{c1}, g_{c2})\);
13: If \( \min \{ \text{fitness} (g_{c1}), \text{fitness} (g_{c2}) \} \leq \min \{ \text{fitness} (g_1), \text{fitness} (g_2) \} \) then
14: If \( t_{ex_{gc}} \leq t_{const} \) then \(\text{// where the } t_{ex_{gc}} \text{ is the execution time of the crossover individuals }\) //
15: Accept the crossover;
16: else
17: Reject the crossover with \( g_{c1} = g_1, g_{c2} = g_2 \);
18: end if
19: else
20: Reject the crossover with \( g_{c1} = g_1, g_{c2} = g_2 \);
21: end if
22: Perform mutation on \( g_{c1} \) to produce \( g_{m1} \);
23: If \( \min \{ \text{fitness} (g_{m1}) \} \leq \min \{ \text{fitness} (g_{c1}) \} \) then
24: If \( t_{ex_{gm}} \leq t_{const} \) then \(\text{// where the } t_{ex_{gm}} \text{ is the execution time of the mutation individuals }\) //
25: Accept the mutation;
26: else
27: Reject the mutation with \( g_{m1} = g_{c1} \);
28: end if
29: else
30: Reject the mutation with \( g_{m1} = g_{c1} \);
31: end if
32: Perform step 22-31 on \( g_{c2} \) to produce \( g_{m2} \);
33: Calculate the fitness of each individual in current generation;
34: If (the smallest fitness of the current generation < fitness (solution)) then
35: Copy the individual with the smallest fitness to the solution;
36: end if
37: Increase the generation number;
38: end while
39: Return solution \( x[i] \) with \( i \in [1, n] \); \(\text{// with } n \text{ is the number of the LST nodes}\)
40: else
41: Perform step 7-39 to produce solution \( x[i] \) with \( i \in [1, n] \); \(\text{// with } n \text{ is the number of the RST nodes}\)
42: end if
43: Return the final solution of the Hardware-Software partitioning;
44: End
```
In our approach, the software resource is the PowerPC and the hardware resources are configurable logic blocs (CLBs). Hence, to compute the parameters of each node and to access to the PowerPC, we have used Xilinx ISE tool and Xilinx EDK tool. These Xilinx design tools provide resources and timing report incorporates timing delay and resources to provide a comprehensive area and timing summary of the design. Our algorithm has been written in JAVA language and executed under Windows-7 on Acer-PC (Intel Core 2 Duo T5500; 1.66 GHz; 1GB of RAM). In order to demonstrate the effectiveness of the proposed algorithm, we compare it to Tabu, simulated annealing and genetic algorithm. The simulation results are presented in table 1.

Table 1: Design Results

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Run time (ms)</th>
<th>Latency (ns)</th>
<th>Area (Slice)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed algorithm</td>
<td>766</td>
<td>2664</td>
<td>2202</td>
</tr>
<tr>
<td>Tabu algorithm</td>
<td>58281</td>
<td>2704</td>
<td>2757</td>
</tr>
<tr>
<td>Simulated annealing</td>
<td>843</td>
<td>3012</td>
<td>2214</td>
</tr>
<tr>
<td>Genetic algorithm</td>
<td>40375</td>
<td>2928</td>
<td>2274</td>
</tr>
</tbody>
</table>

To evaluate the design results shown in table 1, we have introduced the following metric $\beta$

$$\beta = \frac{L}{A_{\text{max}} - A_L}$$

$A_{\text{max}}$: all nodes of the graph are implemented to the hardware part of the architecture.

$A_L$: the logic area consumed by the graph

$L$: the whole latency of the graph

Therefore, based on the above equation, a partitioning algorithm is classified to be good if it decreases the value of $\beta$.

Table 2: Design Results

<table>
<thead>
<tr>
<th></th>
<th>Proposed algorithm</th>
<th>Tabu algorithm</th>
<th>Simulated annealing algorithm</th>
<th>Genetic algorithm</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\beta$</td>
<td>1.153</td>
<td>1.541</td>
<td>1.311</td>
<td>1.308</td>
</tr>
</tbody>
</table>

Based on the above design results shown in table 2, we show that our algorithm is the best one in terms of $\beta$ value. Indeed, our algorithm provides a gain reaching 25.2% compared to Tabu algorithm, of 12.05 % compared to simulated annealing algorithm and of 11.85 % compared to the Genetic algorithm.

6. CONCLUSION

Many methods and algorithms have addressed the problem of hardware/software partitioning; they have emerged in the late 90s without providing satisfactory solutions. The evolution of design, the characteristics of the components and the complexity of applications and architectures are certainly responsible for the ineffectiveness of the solutions in this field. In this context, we have proposed a hardware/software partitioning algorithm based on binary search trees and genetic algorithms to determine the best partition that minimizes the logic area. Compared to Tabu, simulated annealing and genetic algorithm, our proposed algorithm has provided the better design results in term of the logic area.

REFERENCES:


[6] SIARRY P., Application des métaheuristiques d’optimisation en électronique, [RE 8], traité