<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

 $\ensuremath{\mathbb{C}}$  2005 - 2014 JATIT & LLS. All rights reserved  $\cdot$ 

ISSN: 1992-8645

www.jatit.org

## REDUCED ORDER LINEAR QUADRATIC REGULATOR PLUS PROPORTIONAL DOUBLE INTEGRAL BASED CONTROLLER FOR A POSITIVE OUTPUT ELEMENTARY SUPER LIFT LUO-CONVERTER

## <sup>1</sup>N.ARUNKUMAR, <sup>2</sup>T.S. SIVAKUMARAN, <sup>3</sup>K.RAMASH KUMAR, <sup>4</sup>S.SARANYA

<sup>1</sup> Department of Electrical and Electronic Engineering, TRP Engineering College (SRM group), Trichy, Tamilnadu, India.

<sup>2</sup> Department of Electrical and Electronic Engineering, Arunai Engineering College, Thiruvanamalai, India.

<sup>3,4</sup> Department of Electrical and Electronic Engineering, Dr. S.J.S. Paul Memorial College of Engineering Technology, Puducherry, India,

E-mail: <u>1narunme26@gmail.com</u>, <u>2sivakumaran1969@gmail.com</u>, <u>3ramash1210@yahoo.co.in</u>, <u>4saranbt10@gmail.com</u>

## ABSTRACT

The design and analysis of reduced-order linear quadratic regulator (ROLQR) plus proportional double integral controller (PDIC) for enhancing the dynamic performance of the positive output elementary super lift Luo-converter (POESLLC) worked in continuous conduction mode (CCM) is carried out, The ultimate aim is designing the PDIC is to obtain the efficient output voltage regulation with zero steady state error. The ROLQR is mainly designed to regulate inductor current which in turn enhances the dynamic performance of the converter. The POESLLC is modeled using state space average technique. Extensive simulation is carried under both line and load variations and the controller platform are evaluated using well as in the experimental model (digital dsPIC30F4011controller). The simulation and experimental results are illustrated that the POESLLC with ROLQR plus PDIC tracks reference voltage, regulate the inductor current and robust in spite of line and load variation.

**Keyword:** DC-DC Power Conversion, Positive Output Elementary Super Lift Luo-Converter, Linear Quadratic Regulator, Proportional Double Integral Controller And State-Space Average Model.

## 1. INTRODUCTION

Positive output elementary super lift Luo-Converter (POESLLC) is one of the recent development of dc-dc power converter which fines wider applications in the various medical equipment, LED TV, mobile phones, computer peripheral equipments, data transfer equipments in robot systems, renewable energy power systems, and industrial drives [1-2]. The POESLLC converts the positive dc input source voltage into positive dc load voltage. The POESLLC has several advantages such as increased voltage transfer gain, huge power density, and higher efficiency and suppressed output voltage and inductor current ripples [3-5]. In general, the POESLLC has intricate non-linear model with circuit parameters dissimilarity,

which requires [intentional] more effective and efficient control methodologies for the future utility of this converter. In many literatures [6-9] several modeling methods where reported for switched mode power converters. Among which state space average technique has been highlighted as the most powerful modeling tool for dc-dc converters. The design of conventional controllers like PID or PI for dc-dc converter where discussed in [10, 11] But, these controllers are very sensitive to converter circuit parameter modifications, change in operating state, input supply voltage and load resistance variations. In order to overcome theses drawbacks, linear quadratic regulator (LQR) has been designed for the POESLLC. This approach deals with the optimization of a cost function or performance

E-ISSN: 1817-3195

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved



#### www.jatit.org



index This quality of LQR has initiated many researchers to effectively utilize this method in the area of power electronics converters in [13, 14]. The performance indices were chosen by pole placement technique which mainly depends on the accurate placement closed loop poles. This method is disadvantages when compared with LQR which requires larger computations. The cost function is designed from an initial controller by frequency domain approach in method, [15]. The major constraints in the design of control based onfrequency domain is the presence of a zero in the right hand side of the plane in many of the averaged models increasing the value of the inductor current may change the location of the zero to the lower frequency region towards the right side of the plan. This in turn, creates a phase lag which restrains band width for constant operation of the converter Best possible solution can be provided by a LQR which control offers a systematic procedure for the computation of controller parameters leading to robust control. The design and implementation of reduced order SMC plus proportional double integral controller (PDIC) for negative output elementary super lift Luo-Converter has been addressed [16]. But, the output voltage shows overshoots and the settling time of the system is larger during dynamic operating conditions. The reduced order frequency SMC for dc-dc converter has been well presented in [17]. But huge initial start if overshoots and large peak overshoots are evident which is quite undesirable. The current and regulation for parallel dc-dc converter and load voltage control positive output elementary Luoconverter using SMC will full order has been analysis in [18], [19-22]. But the sensors required are of larger in number and at the same time this method involves more computations. And more over the output thus obtained witnesses overshoots during dynamic performs which has to be reduced. In [23]-[24], SMC with (constant switching frequency) PWM has been reported for higher order dc-dc converters. Yet, this control method has more calculations, complex implementation and needs of larger sensors for sensing the circuit feedback variables. These above maintained problems can easily overcome by design of reduced order linear quadratic regulator (ROLQR) plus PDIC for the POESLL Converter. The ROLQR plus PDIC is designed for POESLL, the state space averaging technique is adapted to derives the reduced order model for POESLLC.Two loop control has been designed for the dc-dc converter in which the inner loop is designed using ROLQR which is mainly used to regulate the inductor current and the outer loop is designed using PDIC which is alternately used for the output voltage regulation.PDIC also reduces the steady state error under line and load variations. The controller coefficient of ROLQR is found with the help of reduced order state space average model of the POESLLC using capacitor charge balance rule method. The PDIC parameters are tuned with the help of Ziegler Nichol's Tuning method. The major impacts of proposed controller ROLQR along with PDIC for the POESLLC are the realization with variable frequency (with in the boundary limit), arrangements, lesser computation and reduced number of sensing devics. The organization of this paper is as follows. Section 2 presents the circuit operation and state-space average reduced-order modeling of the POESLLC. The systematic step by step design procedure of ROLQR plus PDIC for the POESLLC is presented in section 3. The results of the POESLLC using ROLQR plus PDIC at the various operating regions are discussed in sections 4. The conclusions are listed in section 5.

# 2. DESIGN AND MODELING OF POESLLC

The POESLLC is depicting in Fig.1 (a) is a new series of dc-dc converter which successfully increases the voltage transfer gain in high rate. In the power circuit,  $V_{in}$  is a dc input supply voltage, Q is the power switch (n-channel MOSFET), It comprise of two capacitors C<sub>1</sub> and C<sub>2</sub>, one inductor L<sub>1</sub>, two freewheeling diodes D1 and D2, a resistive load, dc input voltage V<sub>in</sub> and a semiconductor switch S,All the components used in the converter are considered as ideal and the converter is assumed to operate under continuous conduction mode. Since under continuous conduction mode higher power densities are

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-86	45		7	www.jati	<u>E-ISSN: 1817-31</u>	95
achievable.	The	working	principle	of	Figure.1 Power Circuit Of POESLLC, (A) Topology	,

thisconverter can be explained in two modes viz, the switch ON-mode and OFF-mode. Fig.1 (b) and Fig.1(c) show the two operating interval of the POESLLC [1]. The reduced order state apace averaged model is derived for the converter, since it is an unique method for modeling switching mode converter in which the PWM type converters are switched in between two or more non linear circuits depending upon the duty cycle ratios. In addition to this technique also includes the duty cycle ratios along with independent voltage and currents.The working along with the modeling details can be explained as follows,





Figure.1 Power Circuit Of POESLLC, (A) Topology,
(B) Equivalent Circuit During Mode 1 Operation, (C)
Equivalent Circuit During Mode 2 Operation.

During ON time, the switch Q is in ON state, the diode  $D_I$  conducts. The capacitor  $C_I$  is charged to a constant value of a voltage up to a level of  $V_{in}$  in smaller interval of time. The current through the inductor  $i_{LI}$  dependent with  $V_{in}$ . The output capacitor,  $C_o$  supplies the energy to the load. The equivalent circuit of POESLLC in stage 1 operation is shown in Fig. 1(b). The state space equation can be engraved as (1)

$$\begin{bmatrix} L_1 \frac{di_{L1}}{dt} = V_{in} & \text{Switch ON} \\ C_0 \frac{dV_0}{dt} = -\frac{V_0}{R} \end{bmatrix}$$
(1)

During off time, the switch in off state the switch Q is in OFF state, diode  $D_2$  conduct and for this reason, the inductor current decreases with voltage -  $(V_o - 2V_{in})$  to provide energy to  $C_o$  and load branch. The equivalent circuit of POESLLC in state 2 is shown in Fig.1(c). The state space equation can be inscribed as (2)

Mode 2: Switch is OFF  

$$\begin{cases}
L_1 \frac{di_{L1}}{dt} = 2V_{in} - V_o \text{ Switch OFF} \\
C_o \frac{dV_o}{dt} = i_{L1} - \frac{V_o}{R}
\end{cases}$$
(2)

Using the capacitor charge balance rule on  $C_I$ , the equation (3) for entire switching time period can be written. Where u is the status of the switch (d=1 when the switch is ON, and d=0 when the

$$dC_1 \frac{dV_{C1}}{dt} + (1 - d)i_{L1} = 0 \quad (3)$$

As there are two capacitor in the POESLLC, which

are  $V_{CI} = V_{in}$ ,  $V_o$ , it is only necessitate to chose as a state space variable except  $V_{in}$ . Collectively with inductor current  $i_{LI}$ , all state space variables of the POESLLC are chosen for example the inductor current  $i_{LI}$ , and voltage  $v_o$  respectively  $x_I$ , and  $x_2$ . Utilizing (1), (2), and (3),

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

TOOM		
188N:	1992-8645	

\_

www.jatit.org

E-ISSN: 1817-3195

the reduced-order state-space average modeling of the POESLLC can be reached as expressed by equation (4).

$$\begin{bmatrix} i \\ i_{L1} \\ V_o \end{bmatrix} = \begin{bmatrix} 0 & -\frac{1-d}{L_1} \\ \frac{1-d}{C_o} & -\frac{1}{RC_o} \end{bmatrix} \begin{bmatrix} i_{L1} \\ V_o \end{bmatrix} + \begin{bmatrix} \frac{2-d}{L_1} \\ 0 \end{bmatrix} V_{in}$$
$$Y = \begin{bmatrix} 0 & 1 \end{bmatrix} \begin{bmatrix} i_{L1} \\ V_o \end{bmatrix}$$
(4)

The design details of the converter are as follows: The inductor value must be chosen by assuming appropriate value of ripple current and the load current, ripple current of inductor is 10% to 20% of the average output current is assumed and the inductor value is determined by,

$$\Delta iL1 = \frac{Vo - 2Vin}{L1}$$
(5)

Where  $\Delta i L1$  is the peak to peak ripple current, L1 is the inductor. The capacitor value is determined by assuming the output voltage ripple as 1% to 2% of output voltage. The capacitor value is determined by,

$$\Delta Vo = \frac{(1-d)Vo}{fRC} \tag{6}$$

The following are the parameters designed for the converter  $V_{o}$ , f, L, C & R.

The design details of the converter is given below

Table 1: The Designed Specification Of POESLLC	
CircuitComponents Are Listed Below.	

Parameters name	Symbol	Value
Input Voltage	V <sub>in</sub>	12V
Output Voltage	$V_o$	36V
Inductor	$L_1$	100µH
Capacitors	$C_{I}, C_{o}$	30 µF
Nominal switching frequency	Fs	100kHz

		10
Load resistance	R	40 <b>Ω</b> -
		70.0
		/052
Output power	р	25 92W
Output power	10	25.72 W
Input nower	<i>P</i> .	28 236W
input power	1 in	20.230 W
Average input current	I	2 252 4
Average input current	1 <sub>in</sub>	2.333A
Duty cycle various	D	0.3 to
Duty cycle various	D	0.5 10
different values		0.7
according to voltage		
according to voltage		
variation		
Efficiency	η	91.8%
	•	
Average output current	I	0.72 A
i i veruge output eurient	10	01/211
Peak to Peak Inductor		25% of
	$\Delta_{iI1}$	2370 01
Current Ripple	11.1	$I_{in}$
Peak to Peak Capacitor	$\Lambda V$	0.12V
Pinnle	$\Delta r_o$	
Kippic		
1		

The determined values of the inductor and capacitor of POESLLC are

$$L_{1} = \frac{V_{O} - 2V_{in}}{\Delta_{iL1}} (1 - d)T = 100 \ uH$$

$$C_{O} = \frac{(1 - d)}{f \Delta V_{O}} \frac{V_{O}}{R} = 30 \ uF$$
(7)

The design specifications are substituted in (7) and after using the phase-variable transformation, *A*, *B*, *C*, and *D* matrices become  $A = \begin{bmatrix} 0 & -5000\\ 11000 & -1666667 \end{bmatrix}, B = \begin{bmatrix} 0\\ 1 \end{bmatrix}, C = \begin{bmatrix} 165000000 & 0 \end{bmatrix}, D = \begin{bmatrix} 0 \end{bmatrix}$ (8)

#### 3. DEVELOPMENT OF CLOSED LOOP CONTROL METHODS



Figure 2. Development Of POESLLC Using ROLQR Plus PDIC

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved



The main motivation of this section is to deal about the design of controller for POESLLC. The ROLQR plus PDIC scheme for a POESLLC converter is shown in Fig. 2. The controller is divided into two loops namely, an inner current loop which uses ROLOR for regulate the inductor current, and an outer voltage loop applying the PDIC to regulate the output voltage of POESLLC and reduced steady state error. The input to the PDIC is the output voltage error  $e_1$  and the output sets the average power loss. The input to the ROSMC is current error  $e_2$ . The output of ROSMC u is the control signal, which in turn sets the new duty ratio of the switching pulse for driving the power MOSFET switch of the POESLLC.

## 3.1 Generation Of Reference Current

The reference inductor current of POESLLC is derived by using the equations (8) is

$$i_{L1ref} = \frac{P_{loss} + P_o}{V_{in}} \tag{9}$$

Where,

$$P_o = V_o I_o$$

$$P_{loss} = K_p e_1 + K_i \iint e_1 dt$$

$$e_1 = V_o - V_{oref}$$

In this study, the term  $P_{loss}$  indicates the converter switching and resistive losses. Owing to losses in POESLLC, the output capacitor voltage will fall. When the output capacitor voltage falls down the reference output voltage, the converter cannot be able to follow the reference inductor current closely. Therefore, an appropriate PDIC is applied which control the output capacitor voltage to the reference output voltage level, which is expressed as equation (8). The term  $P_o$  represents the load power, which is the product load voltage and load current of the converter.

## 3.2 Design Of Rolqr

The theory of optimal control is troubled with working a dynamic system at minimum cost. The time in varying LQR is utilized as tracking current regulator. In this case, ROLQR controller gain matrix for NOESLLC is evaluated by suitable selection values of R and Q (weight matrix). The values for Q and R matrices are determined based on system performance  $\begin{bmatrix} 2 & 1 \\ 2 & 1 \end{bmatrix}$ 

$$Q = \begin{bmatrix} 2.16 & 1\\ 1 & 1000 \end{bmatrix}, \quad R = \begin{bmatrix} 1 \end{bmatrix}$$
(10)

Q matrix is preferred in such a way that most weight age is given to inductor current, in order that inductor current of POESLLC is regulated very effectively using ROLQR controller. Q and R could be non-negative semi-definite and positive definite, correspondingly, which are chosen such that the scalar quantity  $x^TQx$  is all the time positive or zero at every time t for the entire functions x(t), and the scalar quantity  $u^TRu$ is always positive at each time t for all values of u(t). In terms of eigen values, the eigen values of Q would be positive, whereas those of R could be positive. For a continuous time model the statefeedback control law u =  $-K_F x$  minimizes the quadratic cost function;

$$J(x(.), u(.)) = \frac{1}{2} \int_{t_0}^{t_f} (x^T Q x + u^T R u) dt$$
(11)

Subject to the system dynamics

$$X = AX + BU \tag{12}$$

For the designed model, the quadratic cost function is found after substituting the values of X, Q, R in Equation (11)

$$\int_{t_0}^{t_0} [(2.16x_1^2 + 2x_1x_2 + 1000x_2^2) + u^2]dt$$
(13)

The control law is determined to be

$$u = -R^{-1}B^{T}Kx = u = -K_{F}x$$
(14)

Where,  $K_F$  is the feedback gain matrix and K is the return function matrix. The unknown coefficients of the return function matrix are found by solving the Ricatti equation.

$$K = Q + A^* P A - A^* P B (R + B^* P B)^{-1} B^* P A$$
(15)

On solving Eq. (15), the return function matrix K is found to be

$$K = \begin{bmatrix} K_{11} & K_{12} \\ K_{21} & K_{22} \end{bmatrix} = \begin{bmatrix} 2 \cdot 2 & 1 \\ 1 & 1 & 0 & 0 \end{bmatrix}$$
(16)

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>



© 2005 - 2014 JATIT & LLS. All rights reserved www.jatit.org

On substituting the value of K matrix in the
equation, $K_F = -R^{-1}B^T K$ the feedback gain matrix
$K_F$ is obtained. It is found to be
[1 1000]

Therefore, the control law becomes then we

assume u=d,

ISSN: 1992-8645

$$u = -1(x_{1ref} - x_{1}) - 1000(x_{2ref} - x_{ref})$$
(17)

Once again the equation (16) becomes expressed as (17)

$$u = -(K_1e_1 + K_2e_2)$$

Where,  $K_1 = 1$  and  $K_2 = 1000$  (18)

## 3.3 DESIGN OF PDIC

A main role of PDIC is selected here for providing an well as to reduced steady state error and good output voltage regulation for POESLLC. The dc output voltage is sensed and compared with reference output voltage, which gives the error signal. This error signal is processed by the PDIC to maintain the output voltage constant and reduce the steady state error. Here, the PDIC output sets the average reference inductor current for inner current loop through the Ploss, Po and input voltage. The PDIC parameters, proportional gain  $(K_p)$  and double integral times  $(T_i s)$ , are evaluated using Zeigler – Nichols tuning method. The PDIC parameters, proportional gain  $(K_p)$  and double integral times  $(T_i s)$ , are obtained by using Zeigler-Nichols tuning method [13]-[15]. The transfer function (T.F) model of equation (4) can be expressed as equation (19), with help of MATLAB program commends,

$$T.F = \frac{2.274^{-13} \text{ s} + 1.65e^8}{s^2 + 666.7 \text{ s} + 5.5e^7}$$
(19)

Design aspect, the term 2.274e<sup>-13</sup>s in the numerator of the T.F model is very small and hence it can be neglected. Therefore, the T.F becomes

$$T.F = \frac{1.65e^8 Kp}{s^2 + 666.7 s + 5.5e^7}$$
(20)

The characteristics equation with proportional control is expressed by

 $S^{2}+666.7 s + (5.5e^{7}+Kcr 1.65e^{8}) = 0$  (21)

The routh array of equation (21) is  $S^2$  : 1 (5.5 $e^7$ +1.65 $e^{008}$  K<sub>cr</sub>) 666.7  $1.389e^{12} K_{cr}$ S :  $(-8.333e^7 + 2247116969 K_{cr})$  $s^1$  $s^0$  : 1.389 $e^{12}$  K<sub>cr</sub> From this routh array, the range of K for stability is  $(-8.333 \text{ e}^7 + 2247116969 \text{ K}_{cr}) > 0$ ,  $\text{K}_{cr} > 0.037$ , 0 < K<sub>cr</sub> < 0.037. So, the ultimate critical gain  $K_{cr} = 0.037$ , and their corresponding  $\omega_n = 210447$ rad/sec and  $P_{cr}=2*pi \omega_n=2.9856e^{-5}$ . After the tuning the controller using this method, the POESLLC is providing a sustained oscillation with ultimate gain for stability can be found by K<sub>cr</sub>=0.02 and their corresponding ultimate period  $P_{cr}$ =0.0012s. Using this method the values of  $K_p = K_{cr}/2 = 0.01$ and integral times  $T_i s = P_{cr}/.2 = 0.0011s$  and 0.000621s (this value is selected based on the system response, trial and error method) are determined.

Table 2: performance of the POESLLC

Specifications	ROLQR plus PDIC controller
Settling time(s)	0.05
Peak overshoot (%)	0
Steady state error(v)	0
Rise Time(s)	0.0060
Output Ripple Voltage(v)	0

#### 4. SIMULATION RESULTS

The design model and performance of POESLLC consummate in continuous is conduction mode and simulated using MATLAB/simulink.simulation has been carried out using values same as that of the experimental values. The ultimate aim is to achieve a robust two controllers for regulating the output voltage and inductor current in the converter in spite of uncertainty and load disturbances this is proved in the Table 2 the output voltage obtained using this controller settles down at 0.01s with a rise time 0.005s.The converter specifications under consideration are rise time, settling time, maximum peak overshoot, and steady state errors which are shown in the Table 2 No overshoot or undershoots are evident and the error in load variation are much lesser then 5%. The

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN:	1992-8645
10011.	1///

#### www.jatit.org

E-ISSN: 1817-3195

performance specifications for the POESLLC with PDIC plus LQR better than the SMC controller in the [16], The results thus obtained with ROLQR plus PDIC are in concurrence with mathematical calculations. The simulation of the POESLLC with ROLQR plus PDIC is also carried out by varying the load not limiting to R load and is given in Table 3. It is shown in Table 3 that controller tracks the reference voltage in spite of load variations. When the load resistance is varied from  $40\Omega$ ,  $50\Omega$ ,  $60\Omega$ , and  $70\Omega$ , the ROLQR plus PDIC is efficient enough to track the output voltage as 36.015V, 36.042V, 36.007Vand36V respectively for the reference voltage 36V.Agin when the inductance added to the load resistance of 40  $\Omega$  to 70  $\Omega$ , the output

voltage thus obtained 36V constantly. The steady state error is 0.1% and 0.2% respectively. The simulation is also carried out using RLE load with resistance of 70  $\Omega$ , inductance of 100µH and an ideal dc voltage source 2V.The response of the converter is performed well all the aspects of load transient there by tracking the voltage as 36V. The simulation is also carried out by varying the input voltage and load resistance and the corresponding, input voltage, output voltage, inductor current, error and load current as shown in Fig respectively. The input voltage is initially set as 12V until 0.01s and then varied from 12V to 9V and again at 0.03s 9V is varied to 12V .From 12V to again change 15V at 0.04s and finally set at 0.05s. The corresponding output response of converter shows fixed output regulation.

R (Ω)	L (µH)	C (µF)	E (V)	Referen ce voltage (V)	Output Voltag e (V)
40	30	5	-	36	36.015
50	50	10	-	36	36.042
60	75	15	-	36	36.007
70	100	30	2	36	36.000

SL. NO	Induc tance (µH)	Capacit ance (µF)	Reference Voltage (V)	Output Voltage (V)
1	100	30	36	36.015
2	200	50	36	36.011
3	300	70	36	35.986
4	400	90	36	35.991
5	500	100	36	35.995

Table 4: Output Response With Variable Components

#### 4.1 Start-Up Transient



Figure 3. Simulated Startup Response Of Output Voltage Of POESLLC Using ROLQR Plus PDIC, (A) For Various Input Voltage And (B) For Different Load Resistance.

Fig.3 (a) shows the simulated output voltage responses of the POESLLC for the different input voltages (9V, 12V and 15V) using ROLQR plus PDIC in start-up region. It can be found that the output voltage of the POESLLC using ROSMC plus PDIC has a negligible start-up overshoot and quick settling time for different input voltages.

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645	www.iatit.org	F-ISSN: 1817-3195
15511.1772-0045	www.juitt.org	E 15514. 1017-5175

Fig.3 (b) shows the simulated output voltage start-up for different load resistances  $(30\Omega, 50\Omega, 60\Omega)$  using ROLQR plus PIC. It is indicated that output voltage of the POESLLC using this control scheme has a null overshoot and rapid settling time for all the load operating conditions.

#### 4.2 Line Variation



Figure 4(A) And 4(B) Simulation Responses Of Output Voltage And Input Voltage Of POESLLC With  $R = 50\Omega$ Using ROLQR Plus PDIC, (A) For Input Step Change From 12V To 15V At Time Of 0.05s And (B) For Input Step Change From 12V To 09V At Time Of 0.05s

#### 4.3 Load Variation







Figure. 5. (A) And (B) Show The Simulation Responses Of Output Voltage Of The POESLLC Using Designed Controller For Load Step Change  $50\Omega$  To  $70\Omega$  (+30% Load Variations) And  $50\Omega$  To  $40\Omega$  (-20% Load

Variations) At Time = 0.05s. It Could Be Seen That The Simulation Results At Load Variation Using The ROLOR Plus PDIC.



Figure. 6. Simulated Graphical Form Of Results Of %Efficiency Of POESLLC Using A ROLQR Plus PDIC At Rated Load Condition,From This Figure It Clearly Shows The Efficency Of The Converter Is Maintained 91.27%.



Figure 7 Shows The Simulation Instantaneous Output Voltage Of The POESLLC In The Steady State Region Using A ROLQR Plus PDIC. It Is Evident From The Figure That The Output Voltage Ripple Is Very Small About 0.015V For The Average Switching Frequency Of 100 Khz Nearer To Theoretical Designed Value (Refer Table 1)

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

#### www.jatit.org



## 5. HARDWARE RESULTS

The main purpose of this section is to discuss about the experimental results of the POESLLC with designed ROLQR plus PDIC. The validation of the system performance is done for five different conditions through start-up transient, line variation, load variation, steady state region and also circuit components variations. The laboratory prototype and MATLAB/Simulink simulation models are performed on the POESLLC circuits with specifications listed in Table 1. The experimental block diagram model of the POESLLC with the implemented ROLQR plus PDIC is shown in Fig.3. The details of the power circuits are as follows:

Q	IRFP 260 (MOSFET);		
$D_1 - D_2$	FR306 (Diodes);		
$C_1 - C_0$	$30 \ \mu F/200V$ (Electrolytic and plain		
polyester type)			
$\hat{L}_1$	100µH/5A (Ferrite Core)		



Figure 8. Experimental Block Diagram Model Of The POESLLC Using A ROLQR Plus PDIC In Digital Platform.

The parameters of the controller are KI = 1,  $K_2 = 0.09$ ,  $K_p = 0.01$ ,  $T_i$  s =0.0011s and 0.00621s as calculated in the previous section. The controller parameter of ROLQR plus PDIC is implemented in digital dsPIC30F4011 controller platform (refer the Fig. 3). In closed loop operation, measured values of the input voltage, the inductor current and output voltage are scale down to smaller than  $\pm$  10V with help of signal conditioning circuit and isolation circuit. The ADC signals are processed by designed controller algorithm to compute the new duty cycle of power switch Q. The PWM pulse is derived from dsPIC30F4011 and it is applied to trigger MOSFET of the POESLLC using opto-coupler and driver IR2110. The main aim of the optocoupler 6N137 is used for isolation between the power circuit and control unit. The function of the driver circuit IR 2110 is utilized to magnify the pulses of the MOSFETs. The main features of the digital dsPIC30F4011 controller are listed in

Table.5 Main Features Of Digital Dspic30f4011 Controller

Features	Details
Architecture	84 base instructions, 24-bit wide instructions, 16-bit wide data path
Operating frequency	0 to 40 MHz external clock input, 4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)
Power supply voltage	2.5V to 5.5V
Input/output	40 pins
Memory	Enhanced Flash program memory: 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical).Data EEPROM memory: 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical).
A/D converter	10-bit Analog-to-Digital Converter (A/D) with 4 S/H Inputs: 500 Ksps conversion rate, - 9 input channels, conversion available during Sleep and Idle

#### 5.1 Line Variation



<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org



 OWNERSK
 V+V -430.0ws
 Stop @
 CH1

 Coupling
 ---- Invert
 Coupling

 Invert
 Off
 BW Limit
 Off

 BW Limit
 Off
 Probe
 X 1

 0 m 10V
 @ 250ms MOL
 @ CH1
 EDCE
 FDC

(b)

Figure 9. Experimental responses of output voltage and input voltage of POESLLC with  $R = 50\Omega$  using ROLQR plus PDIC, (a) for input step change from 12V to 15V at time of 0.05s and

(b) For input step change from 12V to 09V at time of 0.05s [Ch1:10V/Div-input voltage and Ch2:10V/Div-output voltage].

## 5.2 Load Variation







(b)

Figure 10. Experimental response of output voltage of POESLLC with  $V_{in} = 12$  V using ROLQR plus PDIC, (a) when load value takes a step changes from 50  $\Omega$  to

 $40\Omega$  and (b) when load value takes a step changes from  $50\Omega$  to  $70\Omega$  at time 0.05s [Ch1:10V/Div-input voltage and Ch2:200 mA/Div- output current].

#### 5.3 Circuit Components Variations





Figure 11. Experimental output voltage of POESLLC at circuit components variations using the designed controller, (a) when inductor variation from  $100\mu$ H to  $150\mu$ H, (b) when capcitor variation from  $30\mu$ F to  $100\mu$ F) [Ch1:10V/Div-output voltage].

Fig. 11(a) represents the experimental response of output voltage of the POESLLC using a ROLQR plus PDIC for inductor  $L_1$  variation from 100µH to 500µH. It could be found that the change does not influence the POESLLC behaviors due to a proficient designed controller. An interesting result is illustrated in Fig. 11(b). It indicates the simulation and experimental response of output voltage of the POESLLC with a ROLQR plus PDIC for the change in capacitors ranges from 30µF to 100µF. It can be seen that the designed ROLQR plus PDIC is very successful in suppressing the effect of capacitance variation except that a small overshoot and quick settling time.

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved<sup>.</sup>

ISSN: 1992-8645

www.jatit.org





(a)



Figure 12 . Photograph Model And Perofomance Of POESLLC Using Designed Controller Is Expressed In Graphical Representation, (A)Laboratory Prototype Set Up Model, (B) Graphical Imulated And Experimental Output Voltage Resultsat Diferent Input Voltage.

Fig. 12(a) indicates the photograph of laboratory prototype set-up model of POESLLC using ROLQR plus PDIC. Fig.12 (b) show the graphical results of experimental and simulated output voltage of POESLLC using the controller for varying input voltage range from 8V to 20V. From this figure, it is clearly showed that output voltage deviation is 0.18 V for complete input voltage changes. In addition, the same model can be work in large power rating with require of high level design. In summary, from the Figs. 5 to 9, it is clearly indicated that the experimental results of the POESLLC using a designed ROLQR plus PDIC match the simulated results. Finally, a designed ROLQR plus PDIC performed

well in all the working conditions of the converter. The above figure shows signifies the graphical form of simulation and experimental results of % efficiency of the POESLLC using a ROLQR plus PDIC at rated load condition. From this figure, it is clearly found that the % efficiency of the POESLLC using a ROLQR plus PDIC has maintained 91.27%.

## 6. CONCLUSIONS

The design of ROLQR plus PDIC using sliding surface co-efficient for POESLLC operated in CCM has been successfully established in MATLAB/Simulink. The designed controller co-efficient have been implemented in digital platform (dsPIC30F4011 controller). The main merits of designed controller over a conventional controller are robust to huge disturbances on input supply voltage and load resistance, trouble-free implementation and circuit parameter deviations without changing the controller coefficients. The results are presented to demonstrate the success of the designed ROLQR plus PDIC for the POESLLC worked in CCM resulted in quick dynamic response, good regulated output voltage, and excellent output voltage in the circuit component variations, wonderful steady state and transient responses. It is, as a result, appropriate for any stable power supply real-world commercial applications, and it is essentially intended for power source in LED TV, mobile phones, and computer hardware.

## REFERENCES

- Abutbuli, O., Gherlitz, A., Berkovich, Y., Ioinovici, and A.: Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit. *IEEE Transactions on Circuits Systems. I.* 50, 1098–1102 (2003)
- [2] Comines, P., Munro, N.: PID controllers: recent tuning methods and design to specification. *IEEE Proc. Control Theory Application.* 149, 46-53 (2002)
- [3] F.H.F. Leung Peter, K.S. Tam, C.K. Li: An improved LQR-based controller for switching DC–DC converters. IEEE Transactions on Industrial Electronics. 40, 521–528 (1993)

<u>31<sup>st</sup> July 2014. Vol. 65 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved.			
g E-ISSN: 1817-3195			
<ul> <li><u>All rights reserved</u>:</li> <li><u>g</u> E-ISSN: 1817-3195</li> <li>[16] Sira-Ramirez, H: On the generalized PI sliding mode control of DC-to-DC power converters: a tutorial. <i>Int. J. Control.</i> 76, 1010-1033 (2003)</li> <li>[17] Sudip K. Mazumder, Muhammad Tahir, and Kaustuva Acharya: Master–Slave Current-Sharing Control of a Parallel DC–DC Converter System over an RF Communication Interface. <i>IEEE Transaction on Industrial Electronics</i>, 55, 59-66 (2008)</li> <li>[18] Tseng, C., Liang, T.J.: Novel high-efficiency step-up converter. <i>IEE Proc. Electr. Power Appl.</i>151, 182–190 (2004)</li> <li>[19] Tan, SC., Lai, YM., Chi K Tse, Luis Martneiz Slamero, Chi-Kin Wu: A Fast response sliding mode controller for boost type converter with a wide range of operating condition. <i>IEEE Transactions on Industrial Electronics</i>, 54, 3276-3286 (2007)</li> <li>[20] Umamaheswari.M.G,Uma.G. Vijayalakshmi. K.M., Design and implementation of reduced-order sliding mode controller for higher-order power factor correction converters. <i>IET Power Electron.</i>, 4, 984–992 (2011)</li> <li>[21] Umamaheswari.M.G,Uma.G, Vijayalakshmi, K.M.: 'Analysis and design of reduced-order finear quadratic regulator control for three phase power factor correction using Cuk converters. Electric Power System Research. 96, 1–8 (2013)</li> <li>[22] Viera Biolkova, Zdenek Kolka, Dalibor Biolek: State-Space Averaging (SSA) Revisited: On the Accuracy of SSA-Based Line-To-Output Frequency Responses of Switched DC-DC Converters. <i>WSEAS Transactions on Circuits and Systems.</i> 9, 81-90 (2010)</li> <li>[23] Veerachary, M.: General rules for signal flow graph modeling and analysis of dc-dc converters. <i>IEEE Trans. Aerosp. Electron. Syst.</i> 40, 259–271(2004)</li> <li>[24] Y. He, Y., Luo, FL.: Study of sliding mode</li> </ul>			
<ul> <li>converters. <i>IEEE Trans. Aerosp. Electron.</i> Syst. 40, 259–271(2004)</li> <li>[24] Y. He, Y., Luo, FL.: Study of sliding mode control for dc–dc converters. <i>International</i> <i>Conference on Power System Technology</i> (<i>POWERCON 200</i>), Singapore, 1969-1974 (2004)</li> </ul>			