<u>31st July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org

DESIGN AND IMPLEMENTATION OF FACE DETECTION USING ADABOOST ALGORITHM

¹SENTHILSINGH C, ² M.MANIKANDAN

¹Research Scholar, Department of Electronics, MIT, Anna University, Chennai, India

²Associate Professor, Department of Electronics, MIT, Anna University, Chennai, India

E-mail: ¹senthilsingh@gmail.com, ²maniiz@annauniv.edu

ABSTRACT

Face recognition system is an application for identifying someone from image or videos. Face recognition is classified into three stages ie)Face detection,Feature Extraction ,Face Recognition. Face detection method is a difficult task in image analysis. Face detection is an application for detecting object, analyzing the face, understanding the localization of the face and face recognition. It is used in many application for new communication interface, security etc.Face Detection is employed for detecting faces from image or from videos. The main goal of face detection is to detect human faces from different images or videos. The face detection algorithm converts the input images from a camera to binary pattern and therefore the face location candidates using the AdaBoost Algorithm. The proposed system explains regarding the face detection is and implement in cascade to decrease the detection time. The proposed System for face detection is intended by using Verilog and ModelSim, and also implemented in FPGA.

Keywords- Adaboost, Face Detection, FPGA, Haar Classifier, Image Processing, Real-Time.

1. INTRODUCTION

Face Detection System is to detect the face from image or videos. To detect the face from video or image is gigantic. In face recognition system the face detection is the primary stage. Figure 1 shows the various stages of face recognition system ie face detection, feature extraction and recognition. Now Face Detection is in vital progress in the real world

Guo proposed a two stage hybrid face detection system composed of the probability based face mask pre-filtering and pixel based[6]. Froba and Ernst[7] proposed a face detector consist of 4 phase cascade structure based on MCT-transformed images using the Adaboost learning algorithm. Knowledge-based methods use facial features, such as two eyes, a nose and a mouth [8]. Sung proposed the feature invariant methods based on facial features such as invariant to pose, lighting condition [9]. The matching methods of the template are calculated by the correlation between a test image and preselected facial templates [10]. Appearancebased, adopts machine learning techniques to extract features from a pre-labeled training set. The Eigenface method [11] is the most fundamental method for finding the features. The

applications.Face Detection Technology is terribly vital in many fields like security services[1,2]. Several different sorts of techniques are there, among these for training the weak classifier Adaboost algorithm is employed by Vinola and Jones[3,4]. Lienhart proposed the rotated Haar like features to reinforce the detection performance of rotated faces [5]. face detection algorithms such as support vector machines [12], neural networks [13], statistical classifiers [14,15] and AdaBoost-based face detection [16] also used for detecting the face.

E-ISSN: 1817-3195

McCready [17] proposed a face detection method and implemented using nine FPGA boards for the Transmogrifier-2 configurable hardware system. Sadri et al. [18] proposed neural network primarily based face detection on the Virtex-II Pro FPGA. This face detection uses skin color filtering and edge detection to cut back the processing time. Wei et al. [19] proposed, face detection using FPGA for scaling input pictures and mounted-point expressions. The image size is simply too small $(120 \times 120 \text{ pixels})$ solely some parts of classifier cascade are literally implemented. Yang et al. [20] proposed low-price detection system using

<u>31st July 2014. Vol. 65 No.3</u> © 2005 - 2014. JATIT & LLS. All rights reserved.

		TITAL			
ISSN: 1992-8645	www.jatit.org	E-ISSN: 1817-3195			

Cyclone II FPGA. Viola and Jones [21] explains regarding the face detection and applicable in some applications like digital cameras etc. The problems in viola jones are missing elements of faces and false detection. The main goal of my system is to solve the above mentioned problems. The proposed face detection system achieves a better detection and a lower false positive rather than the traditional adaboost algorithms.

The rest of the paper is organized as follows. Section II gives an overview of the Proposed System. Section III describes Face Detection Architecture. In Section IV, Simulation Result is introduced. Section V describes the Experimental Results. Conclusions are given in Section VI.



Figure 1: Stages of Face Recognition System

2. PROPOSED SYSTEM

Face detection is done using the viola jones method which consists of adaboost algorithm integrated with Haar features. It's the widely used method for real time detection. In this proposed system the detection is very fast. This algorithm only detects the face, but recognition is impossible. If anyone of the face features(eye, mouse, nose) is found, the algorithm permits the next step of detection. By using the rectangular section the face is detected .The oblong section is also known as subwindow. The rectangular size sub-windows have a fixed size (typically 24×24 pixels). This subwindow is scaled to get different size faces. The algorithm scans the entire image with this window and detects the face.

2.1 Integral Image

The summation of the pixel values of the first image is integral image.Each location value(x,y) of integral image is calculated as sum of the image's pixels left and above of location (x, y). Figure 2 illustrates the integral image generation. Figure 3a,Figure 3b explains the integral image generation.





2.2. Haar Features

Haar features are composed of either two or three rectangles. Face candidates searched the Haar features of the present stage. The weight and size of each feature are generated using a machine learning algorithm from AdaBoost. There are four basic types of haar features. These features will be used to evaluate the set of pixel intensity. The summation of the pixels in the white portion of the feature is deducted from the luminance summation of the pixels within the remaining black section. The representation of the image known as the integral image makes feature extraction faster. The commonly used haar features are specified in

<u>31st July 2014. Vol. 65 No.3</u>

© 2005 - 2014 JATIT & LLS. All rights reserved

ISSN: 1992-8645

www.jatit.org



different sub-window as shown in the figure 4a, figure 4b.







Figure 4: b) Examples of Haar Features

2.3 Adaboost Learning

The algorithm uses an image to process Haar features of a face in constant time. This algorithm uses different cascade stages to eliminate the non-face candidates. Each different stage consists of many different Haar features. The different feature is classified by a Haar feature classifier. Haar feature classifiers generate an output that can be given to the stage comparator. The stage comparator sums the outputs of the Haar feature classifiers and compares this value with a stage threshold to determine if the stage should be passed. Face candidate is concluded to be a face, if all stages are passed.Figure 5 explains about the cascade of stages, using the face feature each classifier can identify the face or non-face(F). If it is not a face Figure 5: Cascade of Stages

then it directs to next classifier(T).



Figure 6 explains the Face Detection Architecture. An image is extracted from digital camera or video. Primarily based upon the Haar features the feature is extracted. By using the Cascade classifiers, identify the image is having non-face or face. After identifying the face, only the face is extracted and recognized.

Given the example images $(x1,y1),\ldots,(xn,yn)$ where yi=0,1 for -ve& +ve examples respectively.From the training examples, initialize weights w1,i=1/2m, 1/2l for yi=0,1 respectively

Then for t=1,....,T, Normalize the weights

$$Wt, i \ll \frac{Wt, i}{\sum_{j=1}^{n} Wt, j}$$

١

ie.

So that Wt is the probability distribution.For each feature, j, train a classifier hj and the error is evaluated with respect to Wt.

$$\varepsilon_{j}=\sum_{i}Wi|hj(xi)-yi|$$

Then choose the best classifier.ie, choose the classifier ht, with the lowest error rate.Update the weights:

Wt+1,i= Wt,i**ß^{1-ei}**

ei=0 if example xi is classified correctly, ei=1 otherwise.

Final classifier is the combination of the weak ones, weighted according to the error they had. h(x) =

$$\begin{cases} 1 \quad \sum_{t=1}^{T} \alpha t \ ht(x) > 1/2 \sum_{t=1}^{T} \alpha t \\ 0 \quad otherwise \\ \text{Where } \alpha t = \log \frac{1}{\beta} \end{cases}$$



Figure 6: Face Detection Architecture

<u>31st July 2014. Vol. 65 No.3</u>

 $\ensuremath{\mathbb{C}}$ 2005 - 2014 JATIT & LLS. All rights reserved $^{\cdot}$

ISSN: 1992-8645

www.jatit.org

E-ISSN: 1817-3195

4.SIMULATION RESULTS

The proposed system is designed using verilog and simulated within the Xilinx ISE 9.2i based Model Sim 6.3g environment. The Figure 7 shows the Simulation results for detecting face using Adaboost.





Programming is given below.

4.2 SYNTHESIS REPORT

The Table 1 shows the synthesis report. Table 1 shows the total gates, Macro Statistics and total memory usage is 264900 kilobytes. The table tells the information about the target FPGA device utilization.

ISim (M.70d) - [Default.wcfg]	station of the local division in which the local division in the l	and the second				and the second division of the second divisio					
🐹 File Edit View Simulation Win	dow Layout Help										_ 8 ×
🗋 🆻 🗟 🖕 🐰 🖻 🗅 🗙 🔇		1 🛛 🔁 E	1 🗖 🗆	🖻 🔑 K? 🎾 🏓	Ø 🏓 🗟 🗄	****	E ▶ .X 1.00u	us ▼ 4≣			
Source Files ↔ □ & ×	Objects	+-□ 8	× 🌶	9							2,317,776,825 ps
10	Simulation Objects for ma	ain	1								
BLK MEM GEN V4 3.vhd		13 🔛	R	Name	Value	2,317,776,820 ps	2,317,776,821 ps	2,317,776,822 ps	2,317,776,823 ps	2,317,776,824 ps	2,317,776,825 ps 2
BLK_MEM_GEN_V4_3.vhd	Ohiast Name	Value	7	▶ 🛃 vga_out_red[3:0	0000			0000			
encryption.vhd	10 -w	value		🕨 📷 vga_out_green	0000			0000			
image.vhd	CIK III rarat		6) 🕨 📲 vga_out_blue	0000			0000			
main.vhd	In Partset		6	la clk_25	1						
mux.vhd	hsvnc	1		I⊳ 🛃 rows!9:01				ARREAR ARRA			
reader.vnd	14 vsvnc	1			*****	-		*****			
std_logic_t104.vnd	b 🛃 vga out redi	0000	-	consistor				****			
std_logic_antitivitd	b Kaya out gree	0000	÷	datamem[2:0]	111					8	
std_logic_unsigned.vbd	b 😽 vga_out_blue	. 0000	E	enormal	0						
textio.vhd	l clk_25	1	1	eencryp	0						÷
vga controller.vhd	> 📸 rows[9:0]	0000000000	1	address[15:0]	00000000000		00	0000000000000000			
	⊳ 📑 cols[9:0]	XXXXXXXXXX	IIS:	🕨 駴 datareadi2:01	111			111			
	b 💑 datamem[2:0]	111	123	h dataencryn[2:0	000			000			
	enormal	0	0	b alou(0-0)	000			000			
	b address II 5:01	0	100	COLORS[2:0]	000			000			
	dataread[2:0]	111				V1. 0 017 776 005					
	dataencryp[2:0]	1 000				X1: 2,517,776,625 ps					
	colors[2:0]	000	+	< >	< >	•					1 · ·
😤 Instanc 🛗 Memory 📔 Source	۲. III .	+	90		Default.wc	fg					
Console											⇔⊡ā×
at 1000025 ps, Instance /main/READER_1/: W	Varning: There is an 'U' ['X']'	W'['Z']'-' in an arithme	etic oper-	and, the result will be 'X'(es)							*
# isim force add {/main/vga_out_green} 101 -	radix bin										
# isim force add {/main/vga_out_green} 101 -	radix bin										
# isim force add {/main/vga_out_blue} 1111 -r	adix bin										
# isim force add {/main/vga_out_blue} 1111 -r	adix bin										1
# isim force add {/main/rows} 1010101100 -ra	dix bin										ш
# isim force add {/main/rows} 1010101100 -ra	dix bin										
										Sir	m Time: 2,317,776,825 ps

Figure 7: Simulation Results For Face Detection

4.1 Fpga Implementation

The proposed system is synthesized within the Xilinx ISE 9.2i based Model Sim 6.3g software tool and it is programmed to the targeted Xilinx Spartan 3E family of FPGA Device. The various levels of implementation such as Synthesis report, RTL View, Place and Route Report and Device

31st July 2014. Vol. 65 No.3 © 2005 - 2014 JATIT & LLS. All rights reserved.



	Design Summary (Programming File Gene	erated)]	ALC: NO. OF TAXABLE PARTY.				
File Edit View Project Source Process Tools \	Window Layout Help						
🔧 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉		T 🖘 🔑 😢 🕨 🗵	* 😵				
esign ↔ ⊡ & × → □	esign Overview	Th	mair	Project State	(12/10/2012 - 00-50	-213	
🝸 View: 💿 🎒 Implementation 🔘 🞆 Simulation 🚆	Summary	Project File:	vga.xise	Pa	rser Errors;	No Errors	
Hierarchy	Module Level Utilization	Module Name:	main	In	plementation State:	Program	ing File Generated
🚽 🖳 vga 🥥	- E Timing Constraints	Target Device:	xc3s500e-5fq320		• Errors:		
	Clock Report	Product Version:	ISE 12.3		•Warnings:	7 Warning	as (4 new)
READER_1 - reader - Beh	Static Timing Errors and Warnings Bracer Mercaner	Design Goal:	Balanced		Routing Results:		Completely Routed
MUX_1 - mux - Behavior		Design Strategy:	Xlinx Default (unlocked)	ault (unlocked) • Timing Constrai		s: All Constr	aints Met
ENCRYPTION_1 - encryp	- 🗈 Synthesis Messages	Environment:	System Settings		• Final Timing Score	: 0 (Timing	Report)
IMAGE_1 - image (image	Translation Messages						
main_uct.uct	Place and Route Messages		De	vice Ittilizatio	Summary		
	Timing Messages	Lonic Utilization		Used	Available	Utilization	Note(s)
	All Implementation Messages	Number of Slice Flip Flops			70 9,312	1%	
i De	etailed Reports	Number of 4 input LUTs		1	30 9,312	1%	
	Synthesis Report Translation Report	Number of occupied Slices			90 4,656	1%	
C2 No Processes Running	Adap Report Adap Report Place and Route Report Post-PAR Static Timing Report Power Report vesign Properties	Number of Slices containing only related logic Number of Slices containing unrelated logic Total Number of 4 input LUTs Number used as logic			90 90	100%	
Processes: VGA_CONTROLLER_1 - vga_contro					0 90	0%	
🗧 🗃 🎽 Design Utilities					69 9,312	1%	
L Desig				3	30		
	Enable Message Filtering	Number used as a route	-thru		39		
Optio	Optional Design Summary Contents Show Clock Report Show Failing Constraints	Number of bonded IOBs			19 232	8%	
		Number of RAMB16s			11 20	55%	
	Show Warnings	Number of BUFGMUXs			2 24	8%	
	1 brow Errors	Average Fanout of Non-Cl	ock Nets	3	35		

Table 1: Synthesis Summary

4.3. RTL View

ISSN: 1992-8645

Figure 8 gives the visualization of Register Transistor Logic (RTL) views in the form of schematic diagrams. This figure gives



Figure 8: RTL Schematic diagram

<u>31st July 2014. Vol. 65 No.3</u>

 $\ensuremath{\mathbb{C}}$ 2005 - 2014 JATIT & LLS. All rights reserved $^{\cdot}$

ISSN: 1992-8645

www.jatit.org

4.4. Place And Route Report

This section gives FPGA device utilization summary which gives the information for proper layout in the form of Place and Route report. The timing synchronization of CPU are given below with the REAL time environment.

4.4.1. device utilization summary

Number of Slices:	91 out of 4656
1%	
Number of Slice Flip Flops:	70 out of 9312
0%	
Number of 4 input LUTs:	169 out of
9312 1%	
Number of IOs:	19
Number of bonded IOBs:	19 out of 232
8%	
Number of BRAMs:	11 out of 20
55%	
Number of GCLKs:	2 out of 24
8%	
Minimum period: 6.07	3ns (Maximum
Frequency: 164.673MHz)	
Minimum input arrival tir	ne before clock:
3.639ns	
Maximum output required	time after clock:

4.040ns Maximum combinational path delay: No path found

4.5. Device Programming

After successful process of synthesis the Target Selected Device 3s500efg320-5of Spartan 3E is connected to the system through USB port. The pin assignment is specified in the User Constraint File (UCF). The functional verification is carried out by using a pattern generator.

5. EXPERIMENTS/RESULTS

A high frame processing rate and low latency are important in many applications. The performance of the proposed system for the face detection system has low latency and fast detection. Face detection system when it is applied to a camera or video, which produces images consisting of 240×120 pixels at 60

frames per second. The detected face is in 12*12 pixels. The figure 9 a, figure 9 b explains how the face is detected from the image and extracted each face from the image and displayed in separate window in 12*12 pixels. These extracted faces are recognized by different methods. Figure 10 shows the realsetup of face detection using FPGA.



Figure 9:a) Face Detection



Figure 9:B)Face Extracting From The Image in 12 x 12

<u>31st July 2014. Vol. 65 No.3</u> © 2005 - 2014 JATIT & LLS. All rights reserved[.]



ISSN: 1992-8645 www.jatil.org E-ISSN: 1817-3195

Figure 10: Real Setup using FPGA for Face Detection

6. CONCLUSION

The proposed system explains about the Face Detection System using Ada Boost Algorithm. Face detection is an crucial step in many applications related to computer vision and image processing. The proposed System improves the fast detection, the power consumption, decrease the computation time. This paper presents a set of experiments for detecting and extracting the face. The result's that the detector is efficient in terms of detection rate notwithstanding a non negligible number of false alarms. The computation of the classifier is very fast as a result of the utilization of straightforward rectangular features which are easily computed with the integral image. The learning algorithm AdaBoost selects the best set of Haar-like threshold. Then the implementation in cascade which permits to decrease the detection time while increasing the detection rates.

REFERENCES:

 S Nadimi, B Bhanu, Physical models for moving shadow and object detection in video. IEEE Trans. Pattern Anal. Mach. Intel. 26(8), 1079–1087 (2004)

- [2] B Ni, AA Kassim, S Winkler, A hybrid framework for 3D human motion tracking. IEEE Trans. Circuits Sys. Video Technol. 18(8), 1075–1084 (2008).
- [3] M. Turk and A. Pentland, "Face recognition using eigenfaces," Proc. IEEE Conference on Computer Vision and Pattern Recognition, 586–591.
- [4] H. Schneiderman and T. Kanade, "A Statistical Method for 3D Object Detection Applied to Faces and Cars," Proc. IEEE Conf. Computer Vision and Pattern Recognition, pp. 746-751, June 2000.
- [5] R Lienhart, A Kuranov, V Pisarevsky, Empirical analysis of detection cascades of boosted classifiers for rapid object (Proceedings of the 25th DAGM Pattern Recognition Symposium, Magdeburg, Germany, 2003), pp. 297–304. Springer, New York, 2003.
- [6] J-M Guo, C-C Lin, M-F Wu, C-H Chang, H Lee, Complexity reduced face detection using probability-based face mask prefiltering and pixel-based hierarchical-feature Adaboosting. IEEE Trans. Signal Processing Letters 18(8), 447–450 (2011)
- [7] Bernhard Froba and Andreas Ernst, "Face detection with the Modified Census Transform", IEEE International Conference. On Automatic Face and Gesture Recognition, pp. 91-96, Seoul, Korea, May. 2004

<u>31st July 2014. Vol. 65 No.3</u>

TITAL	
NL 1015 2105	

ISSI	N: 1992-8645	<u>www.jat</u>	t.org	E-ISSN: 1817-3195
[8]	G. Yang and	T.S. Huang, "Human Face	[20]	M. Yang, Y. Wu, J. Crenshaw, B. Augustine,
	Detection in Co	mplex Background," Pattern		and R. Mareachen, "Face detection for
	Recognition, Vo	l, 27, no.9, pp. 712-735, 1997		automatic exposure control in handheld
[9]	K.K. Sung and	I T. Poggio, "Example-Based		camera," In Proceedings of IEEE international
	Learning for	View-Based Human Face		Conference on Computer Vision System,
	Detection," IEE	E Trans. Pattern Analysis and		pp.17, 2006.

- [21] P. Viola and M. J. Jones, "Robust real-time face detection," Int. J. Computer Vision, vol. 57, no. 2, pp.137-154, 2004.
- automatic face identification System Using Flexible Appearance Models," Image and Vision Computing, Vol. 13, no. 5, pp. 393-401, 1995[11] M. Turk and A. Pentland, "Face recognition

[10] A. Lanitis, C.J. Taylor and T.F. Cootes, "An

Machine Intelligence, vol. 20, no. 1, pp. 39-

51, Jan. 1998.

- using eigenfaces," Proc. IEEE Conference on Computer Vision and Pattern Recognition, 586–591.
- [12] Kepenekci, B.; Akar, G.B, "Face classification with support vector machine," Proc. IEEE Conf. Signal Processing and Communications Applications, pp. 583-586, April 2004.
- [13] H.A. Rowley, S. Baluja and T. Kanade, "Neural Network-Based Face Detection," IEEE Trans. Pattern Analysis and Machine Intelligence, vol. 20, no. 1, pp. 23-38, Jan. 1998.
- [14] H. Schneiderman and T. Kanade, "Object detection using the statistic of parts," Int. J. Computer Vision 2004
- [15] H. Schneiderman and T. Kanade, "A Statistical Method for 3D Object Detection Applied to Faces and Cars," Proc. IEEE Conf. Computer Vision and Pattern Recognition, pp. 746-751, June 2000.
- [16] P. Viola and M J. Jones, "Rapid object detection using a boosted cascade of simple features," in Proc. CVPR 2001
- [17] R. McCready "Real-time face detection on a configurable hardware system," In Proceedings of the Roadmap to Reconfigurable Computing, International Workshop on Field-Programmable Logic and Applications, pp.157–162,2000.
- [18] M. S. Sadri, N. Shams, M. Rahmaty, I. Hosseini, R. Changiz, S. Mortazavian, S. Kheradmand, and R. Jafari, "An FPGA Based Fast Face Detector," In Global Signal Processing Expo and Conference, 2004.
- [19] Y. Wei, X. Bing, and C. Chareonsak, "FPGA implementation of AdaBoost algorithm for detection of face biometrics," In Proceedings of IEEE International Workshop Biomedical Circuits and Systems, page S1, 2004.