VLSI ARCHITECTURE FOR LIFTING BASED DISCRETE WAVELET TRANSFORM

DHANABAL R, BHARATHI V, HYMA SOMAN, SAIRA SALIM
#1 Assistant Professor (Senior Grade), VLSI Division, SENSE, VIT University,
#2 Assistant Professor, GGR College of Engineering, Vellore,
#3, 4 MTECH Students, Sense department, VIT University, Vellore-632014, Tamil Nadu, India
E-mail: rdhanabal@vit.ac.in, bharathiveerappan@yahoo.co.in, hymasoman@gmail.com, salimsaira@gmail.com

ABSTRACT

A lifting based 2D DWT with efficient folded architecture and parallel scanning is being proposed. The architecture results in lesser hardware complexity and memory requirement due to multiplexing of 2 stages of lifting architecture. The 2D DWT architecture is realized by cascading two 2D processing elements. The coefficients for the lifting stage were chosen according with 9/7 filter. The 1D processing element has a column filter, transposing buffer and a row filter in it. The use of parallel scanning reduces the size of transposing buffer. Combining the intermediate results of row and column, the number of pipelining stages and registers are also reduced. The throughput obtained are 2 input and 2 output per cycle. The critical path for proposed architecture is one Tm.

Keywords: DWT, VLSI, Wavelet Transform, Architecture

1. INTRODUCTION

Discrete Wavelet Transform enables the decomposition of images into different sub bands both in frequency and time domain. Hence it enables multire solution and thereby giving high compression ratios. DWT has an upper hand over traditional Discrete Cosine Transform and thus its being widely used in signal processing and image processing areas.

The first generation DWT used convolution based techniques for image compression which had less quality [1][2]. The second generation DWT uses lifting schemes with different techniques for the same [3][4]. The lifting scheme is preferred over convolution, because of it lesser memory requirement and lesser complexity. Several architectures were proposed with respect to lifting based scheme like efficient folded architecture, flipping architecture, pipelined architecture etc. The throughput of each architecture various and critical path also varies.

The efficient folded architecture EFA [5] is having lesser hardware complexity. But the critical path delay calculated is found to be Tm + Ta. Delay of multiplier is taken as Tm and delay of adder is taken as Ta. Thus the critical path computation time is very high in EFA. Similarly the flipping structure also had longer computation time and with large temporal buffer. [6] Also the pipelined architecture gives high throughput of 2 input and 2 output enabling parallel processing. But the number of registers are high.[7]

2. LIFTING BASED DISCRETE WAVELET TRANSFORM

The lifting DWT consist of generally 3 stages- split, predict and update. During split stage the given data is divided to smaller levels O, E. We decompose the given data to 2 set such that the O component has some useful compared to E. In the predictor stage we L to predict H component based on correlation between the two. The polyphase matrix of DWT has upper and lower triangular matrices with diagonal matrix. The polyphase is matrix is shown as fig a

\[
P(z) = \begin{bmatrix}
L_c(z) & L_o(z) \\
H_c(z) & H_o(z)
\end{bmatrix}
\]

The L(z) and H(z) forms complementary filter pairs namely the low frequency and high
frequency components respectively. \( P(z) \) can be factorized to

\[
P(z) = \begin{pmatrix} 1 & 0 & 1 \end{pmatrix} \begin{pmatrix} 1 & t(z)^{-1} \end{pmatrix} \begin{pmatrix} \frac{1}{K} \end{pmatrix}
\]

\( s(z) \)

The lifting steps in detail are

a) Split step: The data is given into odd and even samples.

\[
o_i^0 = x(2n+1)
\]

(1)

\[
e_i^0 = x(2n)
\]

(2)

b) Predict and Update

I lifting stage:

\[
o_i^1 = o_i^0 + \alpha \left( e_i^0 + e_{i+1}^0 \right) \text{ predict}
\]

(3)

\[
e_i^1 = e_i^0 + \beta \left( o_i^0 + o_{i+1}^0 \right) \text{ update}
\]

(4)

II lifting stage:

\[
o_i^1 = o_i^0 + \gamma \left( e_i^0 + e_{i+1}^0 \right) \text{ predict}
\]

(5)

\[
e_i^0 = e_i^1 + \delta \left( o_i^0 + o_{i+1}^0 \right) \text{ update}
\]

(6)

c) Scaling:

\[
o_i = \frac{1}{K} * o_i^2
\]

(7)

\[
e_i = K * e_i^2
\]

(8)

and row processing element. The concatenation of predict and update stages reduces the hardware requirement. The equations (4-6) and adjusted suitably to get the format

\[
1/\alpha \ o(i) = x(2i +1) + x(2i) + x(2i-1)
\]

(9)

\[
1/\beta \ e(i) = x(2i) + o(i-2) + o(i)
\]

(10)

\[
1/\gamma \ \text{High}(i) = 1/\gamma \ o(i) + e(i) + e(i+2)
\]

(11)

\[
1/\delta \ \text{Low}(i) = 1/\delta \ e(i) + \text{High}(i) + \text{High}(i-2)
\]

(12)

Now considering equations 9 and 10 and doing associative rule

\[
1/\alpha \beta \ e(i) = 1/\alpha \beta \ x(2i) + 1/\alpha \ o(i) + 1/\alpha \ o(i-2)
\]

\[
= [(1/\alpha \beta +1)x(2i) + 1/\alpha \ x(2i-1) + x(2i-2)] + [1/\alpha \ x(2i+1) + x(2i) + x(2i+2)].
\]

Thus the coefficients are obtained for multiplying in two stages of DWT. Here we use a single hardware to implement the 2D DWT as the coefficients are being selected using multiplexer to switch between 1st lifting stage and II lifting stage. The coefficients multiplied during I stage are \((1/\alpha \text{ and } 1/\alpha \beta +1)\) and during II stage \((1/\gamma \text{ and } 1/\gamma \delta +1)\). Thus we get efficient compression. A schematic representation of the proposed architecture is shown in fig. b. The input image is fed to a column processing element and a transposing buffer is used to switch data between the row processing element. The column and row processing element are 2 dimensional and directly 2 lifting stages are performed. The inclusion of RAM is used to store image temporarily and retrieve when required. Here we obtain output in parallel. We feed 2 input at a time and we also obtain 2 output thus it performs 2 input output parallel processing. Also pipeline stages are included for reducing the critical path to one multiplier.

3. PROPOSED LIFTING SCHEME.

In the proposed lifting architecture, the predict and update stages are merged in the 9/7 filter. 2D DWT is implemented using a column

Here after one lifting stage, only low pass filter components are fed back and 2nd level compression is done. By increasing the number of feedback of low pass components we obtain multi resolution of image.

First we have a raw image which is divided into two parts using correlation technique into odd and even components. It is then fed to coloumn processor first and after first lifting stage it is passed to transposing buffer and this performs shifting of image with requirement as of row processing element. After processing of 1st stag in row processor its fed to coloumn processor again to perform 2nd lifting stage followed by row filter. Here parallel processing was aimed at reducing the size of the transposing buffer helping in performing computation of 2 coefficients concurrently along row direction.

3.1 Coloumn Processing Element

The inputs to column processing element during the 1st stage are the odd and even signals and during II stage are High and low signals. These are being selected between a multiplexer enabling hardware reduction and effective implementation of 2 D coloumn processing element. The block diagram representation of 2 D coloumn processing element is shown in fig c

The coefficients and inputs are selected using multiplexer by a select signal sel. The odd and even signals are stored in O reg and E reg respectively. To these value earlier calculated coefficients are multiplied and stored to D reg and S reg. after this 3 levels of pipeling is done. After computation we obtain high pass and low pass components of coloumn processing element .Its denoted as high C and Temp C and during final pipelined stage its given to High delay C and Low C respectively. These are fed back to the input again to perform the 2nd lifting stage. Only low pass components are compressed to obtain a new image.

3.2 Row Processing Element

The row processing element also has same architecture similar as of coloumn processing
element. It also process odd and even signals simultaneously and provide output. Thus we obtain 2 output at a time giving parallel processing.

Fig- d  Block dig of Row processing Element

3.3 Transposing Buffer

Since parallel processing is done, the inputs have to switch between the modes needed as per requirement of processing elements. Thus in the proposed architecture, it uses a 2*2 transposing buffer which prevents the changing the size of it as per frame size as per earlier design.[8]

4.PERFORMANCE ANALYSIS

Table 1 and Table 2 shows the comparison of proposed DWT of 9/7 filter with various architectures based on the resource utilization. The proposed architecture has a throughput of 2 input and 2 output with a critical path of Tm ie one multiplier, with reduction of resources cause of hardware minimization of 2nd lifting stage.

Table 1: 1D DWT core of 9/7 filter

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Multiplier</th>
<th>Adder</th>
<th>Register</th>
<th>Critical path</th>
<th>Throughput rate per cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell Based [10]</td>
<td>12</td>
<td>16</td>
<td>56</td>
<td>T_m</td>
<td>2 input 2 output</td>
</tr>
<tr>
<td>Parallel Scanning [8]</td>
<td>10</td>
<td>16</td>
<td>44</td>
<td>T_m</td>
<td>2 input 2 output</td>
</tr>
<tr>
<td>Modified lifting [11]</td>
<td>6</td>
<td>8</td>
<td>42</td>
<td>T_m</td>
<td>1 input 1 output</td>
</tr>
<tr>
<td>Proposed</td>
<td>6</td>
<td>8</td>
<td>22</td>
<td>T_m</td>
<td>2 input 2 output</td>
</tr>
</tbody>
</table>
Table 2: 2D DWT core of 9/7 filter

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Multiplier</th>
<th>Adder</th>
<th>Register</th>
<th>Critical path</th>
<th>Throughput rate per cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shi [9]</td>
<td>2</td>
<td>4</td>
<td>10</td>
<td>$T_m + T_a$</td>
<td>2 input 2 output</td>
</tr>
<tr>
<td>Cell Based [10]</td>
<td>4</td>
<td>8</td>
<td>28</td>
<td>$T_m$</td>
<td>2 input 2 output</td>
</tr>
<tr>
<td>Parallel Scanning [8]</td>
<td>4</td>
<td>8</td>
<td>22</td>
<td>$T_m$</td>
<td>2 input 2 output</td>
</tr>
<tr>
<td>Modified lifting [11]</td>
<td>2</td>
<td>4</td>
<td>20</td>
<td>$T$</td>
<td>1 input 1 output</td>
</tr>
<tr>
<td>Proposed</td>
<td>2</td>
<td>4</td>
<td>20</td>
<td>$T_m$</td>
<td>2 input 2 output</td>
</tr>
</tbody>
</table>

Figure e: Comparison of various architectures in 1D DWT Core with respect to adders, multipliers and registers

Figure f: Comparison of various architectures in 2D DWT Core with respect to adders, multipliers and registers

Fig - g  DFG of Processing Element
5. CONCLUSION

In this paper we have developed and memory efficient and lesser hardware 2 D DWT with a critical path of $T_n$. The core of DWT has 2D row and column processing elements and with $2\times2$ transposing buffer and temporal memory RAM. The transposing buffer size was reduced by using the parallel scanning method. The architecture was implemented using 45 nm Technology and coded using Verilog HDL and simulated using Cadence NC launch and synthesized in RTL compiler.

REFERENCES


