www.jatit.org

COMPUTER SIMULATION OF CLASS D INVERTER FED INDUCTION HEATED JAR

¹S.ARUMUGAM, ²S.RAMAREDDY

¹Research Scholar, Bharath University Chennai, INDIA ²Professor Jerusalem College of Engg Chennai, INDIA. ¹s arumugam@rediffmail.com, ²srr victory@yahoo.com

ABSTRACT

This paper deals with digital simulation of Class D inverter fed induction heater system. This system has an advantage like reduced volume and switching losses. The circuit operates under zero voltage switching. The circuit models are developed for the open and closed loop system and they are used for simulation studies. The simulation results of open and closed loop systems are presented.

Keywords: Simulation, Class D Inverter, Induction Heater, Circuit, Simulation

I. INTRODUCTION

Recently, with the progress of power semiconductor devices, new circuit techniques, and control schemes, researches about high-frequency circuits using advanced power devices such as MOSFET's and insulated gate bipolar transistors (IGBTs) have been many performed for high-power applications [1]-[18]. The various resonant inverters using power devices such as MOSFET's and IGBTs offer reduced switching loss by softswitching technique and attractive possibilities in developing high-frequency operation, high efficiency, small size, and light weight. Induction heating (IH) has been a part of high-power applications and widely used in the industrial field, office automation field and electric home appliances. In particular, an IH jar, which is one of the IH applications, is used in home appliances as a cooker [3]–[5]. The requirements for the IH system are given as follows:

- 1) high-frequency switching;
- 2) high power factor;
- 3) wide load range;
- 4) high efficiency;
- 5) low cost;
- 6) reliability.

A high-frequency class-D inverter has become very popular and is more and more widely used in various applications. It must be effectively selected according to the applications in order to meet the inverter requirements under a highfrequency switching operation due to load specifications. In addition, one of the main advantages of the class-D inverter is low voltage across the switch, which is equal to the supply voltage. Thus, compared with other topologies (class-E quasi-resonant inverter, etc.) for IH applications, the class-D inverter is suited for highvoltage applications [1]. Generally, almost all IH applications use a variable-frequency scheme, pulse-frequency modulation (PFM), and pulseamplitude modulation

(PAM) to control the output power [5], [6]. Between them, frequency modulation control is the basic method that is applied against the variation of load or line frequency. However, frequency modulation

control causes many problems since the switching frequency has to be varied over a wide range to accommodate the worst combinations of load and line. Additionally, in case of operation below resonance, filter components are large because they have to be designed for the low-frequency range. In addition, it is apt to audible noise when two or more inverters are operated at the same time with different switching frequencies. Besides, the softswitching operating area of the zero-voltage switching (ZVS)-PFM high-frequency inverter is relatively narrow under a PFM strategy. Keeping the constant switching frequency and controlling the output power by pulse width modulation (PWM) are obvious ways to solve the problems of variable-frequency control. Therefore, class-Dinverter topologies using a PWM chopper at the phase-shifted PWM control, PWM input. technique, pulse width modulation-frequency modulation (PWM-FM) technique, current-mode

www.jatit.org

control, and a variable resonant inductor or capacitor have been proposed [7]-[11], [16]. The constant-switching-frequency operation supposes that each inverter in the applications is operating at the same frequency, making it necessary to control power without frequency variations, and this is highly desired for the optimum design of the output smoothing and noise filters. However, these control requirements and operating characteristics have considerable complexity due to the fixed switching frequency, which limits their performance [12]. In addition, if the system is operated with phaseshifted PWM control, the ZVS is not achieved at light load [13], [14]. To simplify output-power control, a full bridge zero-current switching (ZCS)pulse-density modulation (PDM) class-D inverter is proposed [15]. The output power of the ZCS-PDM class-D inverter can be controlled by adjusting the pulse density of the square-wave voltage. However, when the output is controlled by the pulse density, like that in [15], the load current should be freewheeled, and then, the output voltage of the inverter becomes zero. As a result, the conduction losses of the inverter are caused by the freewheeling current during the freewheeling mode. Therefore, to solve these problems, this paper deals with a simple power-control scheme of constant frequency variable power (CFVP) for the class-D inverter in the IH-jar application without additional dev ices. When the class-D inverter operates at a fixed switching frequency that is higher than its resonant frequency, it can maintain ZVS operation in the whole load range. Thus, the switching losses and electromagnetic interference (EMI) are decreased. In addition, by adjusting the duty cycle of fixed low frequency, the output power is simply controlled in a wide load and line range. The advantages of a new power-control scheme are simple configuration and wide power-regulation range. It is easy to control the output power for wide load variation. In addition, the switches always guarantee ZVS from light to full loads, and a filter is easy to design by using the constant switching frequency. The proposed power-control scheme and principles of the class-D inverter are explained in detail. The theoretical analysis, simulation, and experimental results verify the validity of the class-D inverter with the proposed power-control scheme.

II. CLASS-D SERIES RESONANT INVERTER

A class-D inverter will be generally used to energize the induction coil to generate high-frequency magnetic induction between the coil and the cooking vessel, consequently, high-frequency eddy current, and, finally, heat in the vessel bottom area. The class-D inverter takes the energy from the input source. The dc voltage is converted again into a high-frequency ac voltage by the class-D inverter. Then, the inverter supplies a high-frequency current to the induction coil. Fig. 1 shows the class-D inverter system of IH jar. The class-D inverter consists of two switches S1 and S2 with antiparallel diodes D1 and D2, two resonant capacitors Cr/2, and an induction coil that consists of a series combination of equivalent resistance Req and inductance Leq.



Fig.1. Class-D inverter system for IH-jar application.



Fig.2. Equivalent circuit.

The dc input voltage is directly supplied into an inverter. Then, (S1, D1), and (S2, D2) are alternately used to administer a high-frequency current to the induction coil. Fig. 2 represents the equivalent circuit model of the class-D inverter. In particular, two switches are operated at square wave with suitable dead time between the two driving commands. The class-D inverter is operated above the resonant frequency, which means that the switches are turned on with ZVS. The steady-state analysis of the class-D inverter is based on the following assumptions.

1) All components are ideal.

2) The dc input voltage is constant in one switching cycle.

www.jatit.org

3) The effects of the parasitic capacitances of the switch are neglected.

4) The load current is nearly sinusoidal because loaded quality factor QL is high enough

A. Theoretical Waveforms of the Class-D Inverter



Fig.3. Theoretical waveforms of the class-D inverter.

Fig. 3 shows the theoretical waveforms including the switching signals, resonant tank voltage VS2, and load current iLeq. As shown in Fig. 3, if the switches are operated above resonant frequency, the series-resonant circuit represents an inductive load, and load current iLeq lags behind tank voltage VS2.

B. Mode Operation of the Class-D Inverter

As shown in Fig. 4, four operation modes exist within one switching cycle.

1) Mode 1 (t0-t1). When S2 is turned off at t = t0, antiparallel diodeD1 of S1 is conducted by negative load current *i*Leq. Then, the ZVS condition of S1 is obtained.

2) Mode 2 (t1-t2). At t = t1, as soon as antiparallel diode D1 of S1 is turned off, S2 is conducted and ZVS is achieved. During this mode, positive load current iLeq flows.

Therefore, load current iLeg alternatively flows through two paths,

which are $Cr \rightarrow Leq \rightarrow D1 \rightarrow S1 \rightarrow Leq \rightarrow Cr$ and Leq \rightarrow Cr \rightarrow D2 \rightarrow S2 \rightarrow Cr \rightarrow Leq.

3) Mode 3 (t2-t3). At t = t2, S1 is turned off, similar to that in Mode 1, and antiparallel diode D2 of S2 is

conducted. During this mode, the ZVS condition of S2 is obtained.

4) Mode 4 (t3-t0). At t = t3, when antiparallel diode D2 of S2 is turned off, S2 is conducted and ZVS is achieved. During this mode, negative load current *i*Leq flows.

Therefore, the one-cycle operation of the class-D inverter is finished, and then, the class-D inverter continues to repeat from Modes 1 to 4.



Fig.4. Operation modes of the class-D inverter

www.jatit.org

III Simulation results:

Class D inverter system is simulated and the results are presented here. Class D inverter circuit is shown in Fig 4.a.Scopes is connected to measure switch voltages and load voltage. DC input voltage is shown in Fig.4.b. Driving pulse for M1 and M2 are shown in Fig.4.c. Voltage across M1 and M2 are shown in Figs 4.d. and 4.e. respectively. Output current and voltage are shown in Figs 4.f. and 4.g. respectively.



Fig.4.a. circuit diagram of Class D Inverter



Fig.4.b. Dc Input voltage



Fig.4.c. Driving pulses



Fig.4.d. Voltage across M1







Fig. 4.f. Output Current



www.jatit.org



Fig.4.g Output Voltage



Fig.5.b. Input Voltage.



Fig.5.c. Rectifier output Voltage.



Fig.5.a Open loop system



Fig.5.d. Output Voltage



Fig.5.e. Closed loop Circuit diagram

www.jatit.org

Open loop system with a disturbance at the input is shown in Fig.5.a. A step change in input voltage is applied as shown in Fig.5.b. The output of the rectifier is shown in Fig.5.c. The output of the class D inverter is shown in Fig 5.d. It can be seen that there is an increase in the output when there is a disturbance at the input.

Closed loop circuit model is shown in fig 5.e. Dc voltage is sensed and it is compared with the



Fig.5.f. Rectifier output voltage.

IV CONCLUSION

A class D inverter fed induction heater is studied and simulated using Matlab Simulink. The simulation is done in open and closed loop using the models developed for open and closed loop systems. It is proposed to use a semi converter in the closed loop system to regulate the output voltage. The results of closed loop system indicate that it has reduced steady state error. The simulation results are in line with the predictions. This work deals with simulation studies. Hardware implementation is not in the scope of this work.

REFERENCE:

- M. K. Kazimierczuk *et al.*, "Class-D voltageswitching MOSFET power amplifier," *Proc. Inst. Electr. Eng.*, vol. 138, no. 6, pp. 285–296, Nov. 1991.
- [2] —, "Class-D zero-voltage-switching inverter with only one shunt capacitor," *Proc. Inst. Electr. Eng.*, vol. 139, no. 5, pp. 449–456, Sep. 1992.

reference value. The output of the PI controller adjusts the pulse width such that the output

is brought back to constant value. Closed loop system uses a semi converter to maintain constant amplitude at the output. The output of the rectifier in the closed loop system is shown in Fig.5.f. The Ac voltage in the closed loop system is as shown in Fig.5.g. It can be seen that the closed loop system maintains constant voltage.



Fig.5.g. Output Voltage

- [3] D. W. Tebb, "An induction heating power supply using high voltage MOSFET," in *Proc. PIC*, 1987, pp. 236–244.
- [4] C. A. Tudbury, *Basics of Induction Heating*. New York: Rider, 1960.
- [5] H. W. Koertzen, J. D. van Wyk and J. A. Ferreira, "Design of the half bridge series resonant converter for induction cooking," in *Proc. IEEE Power Electron. Spec. Conf.*, 1995, pp. 729–735.
- [6] M. K. Kazimierczuk, T. Nandakumar, and S. Wang, "Analysis of series parallel resonant converter," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 29, no. 1, pp. 88–97, Jan. 1992.
- [7] K. Izaki, Y. Hirota, H. Yamashita, M. Kamli, H. Omori, and M. Nakaoka, "New constantfrequency variable powered quasi-resonant inverter topology using soft switched type IGBTs for induction-heated cooking appliance with active power filter," in *Proc. Eur. Power Electron. Conf.*, 1995, pp. 129–134.
- [8] F. S. Tsai, P. Materu, and F. C. Lee, "Constant frequency-clamped mode resonant converters," in *Proc. IEEE PESC*, Jun. 1987, pp. 557–566.

www.jatit.org

- [9] P. Savary, M. Nakaoka, and T. Maruhashi, "Resonant vector control based high-frequency inverter," in *Proc. IEEE PESC*, Jun. 1985, pp. 204–213.
- [10] W. J. Gu and K. Harada, "A new method to regulate resonant converters," *IEEE Trans. Power Electron.*, vol. 3, no. 4, pp. 430–439, Oct. 1988.
- [11] J.-H. Cheng and A. F. Witulski, "A generalized DC model and low frequency dynamic analysis for the class-D converter at fixed frequency," in *Proc. IEEE Power Electron. Spec. Conf. Rec.*, 1997, pp. 217–223.
- [12] A. K. S. Bhat, "Fixed frequency PWMseriesparallel resonant converter," *IEEE Trans. Ind. Appl.*, vol. 28, no. 5, pp. 1002–1009, Sep./Oct. 1992.
- [13] K. D. T. Ngo, "Analysis of a series resonant converter pulsewidth modulated or current controlled for low switching loss," *IEEE Trans. Power Electron.*, vol. 3, no. 1, pp. 55– 63, Jan. 1988.
- [14] T.-F. Wu, H.-P. Yang, and C.-M. Pan, "Analysis and design of variable frequency and phase-shift controlled series resonant converter applied for electric arc welding machines," in *Proc. 21st IEEE IECON*, 1995, vol. 1, pp. 656– 661.
- [15] L. Camage, K. Fujita, T. Ahmed, A. Fukui, M. Nakaoka, H. Fujita, and H. Akagi, "Pulsedensity-modulated power control of a 4 kW, 450 kHz voltage-source inverter for induction melting applications," *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 279–286, Mar./Apr. 1996.
- [16] J. T. Matysik, "A new method of integration control with instantaneous current monitoring for class D series-resonant converter," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1564– 1576, Oct. 2006.

ABOUT AUTHORS



S.Arumugam has obtained his B.E degree from Bangalore University, Bangalore in the year 1999. He obtained his M.E degree from Sathyabama University, Chennai in the year 2005.He is presently a research

scholar at Bharath University, Chennai. He is working in the area Resonant inverter fed Induction Heating.



S.Ramareddy is Professor of Electrical Department, Jerusalem Engineering College, Chennai. He obtained his D.E.E from S.M.V.M Polytechnic, Tanuku, A.P. A.M.I.E in Electrical Engg from institution of Engineers in Power System from Anna

(India), M.E in Power System from Anna University. He received Ph.D degree in the area of Resonant Converters from College of Engineering, Anna University, Chennai. He has published over 20 Technical papers in National and International Conference proceeding/Journals. He has secured A.M.I.E Institution Gold medal for obtaining higher marks. He has secured AIMO best project awards and Vijaya Ratna Award. He has worked in Tata Consulting Engineers, Bangalore and Anna University, Chennai. His research interest is in the area of resonant converter, VLSI and Solid State drives. He is a life member of Institution of Engineers (India), Indian Society for India and Society of Power Engineers. He is a fellow of Institution of Electronics and telecommunication Engineers (India). He has published books on Power Electronics and Solid State circuits