

AN IMPROVED PROPORTIONAL RECONFIGURABLE INTEGRATED DECODING WITH BELIEF PROPAGATION (PRDBP) FOR 5G COMMUNICATIONS

PECHETTI GIRISH¹, BERNATIN T²

¹Research Scholar, Department of ECE, Sathyabama Institute of Science and Technology

(Deemed to be University), Chennai - 600 119. Tamil Nadu, India

²Associate Professor, Department of ECE, Sathyabama Institute of Science and Technology (Deemed to be

University) Chennai - 600 119. Tamil Nadu, India

ABSTRACT

Recently, Fifth Generation (5G) communication network uses the Low-Density Parity Check (LDPC) codes due to minimized latency in the radio channel. The conventional LDPC uses the standard decoders that use an iterative message-passing (IMP) algorithm with iterative decoding based on belief propagation (IDBP) or the sum-product algorithm (SPA). Those iterative message algorithms are operated in a loopy graph with the maximum-likelihood estimation which leads to higher computation complexity for the dynamic update. To overcome the issues proportional reconfigurable decoding model is utilized in place of an iterative algorithm to perform low-density parity check (LDPC) decoding. Additionally, the 5G network demands for higher throughput, compatibility and minimal complexity. This paper proposed an Integrated Proportional Reconfigurable Decoding with Belief propagation (PRDBP) to increase the throughput in the 5G wireless communication channel. The proposed PRDBP model focused on linear error-correcting codes in 5G channels. The model computes the enumerator's code word length for the finite length of code ensembles. The PRDBP model considers the block-length computation for the asymptotic cases to compute the minimal sensing distance. The code ensemble in the PRDBP model characterized the trapping set, stopping set, and properties of the code word in minimal floors. The proposed PRDBP model integrates the sum products and belief propagation algorithm for the modification in node equations. Based on certain class interior point estimation method linear problem and nonlinear convex optimization problems are computed. Based on computation affine scaling, reduction method and path-following methods are implemented.

Keywords: *Low Density Parity Check, Iterative Message-Passing, Proportional Reconfigurable Decoding, Fast Fourier Transformation, Progressive Edge Growth, Sum Product Algorithm.*

1. INTRODUCTION

Free space in the case of wireless communications or a pair of wires, coaxial cable, or optical Fiber in the case of wired communications [1]: a communication system acts as a medium for the transfer of mutual information. The transmitter, the transmission channel, and the receiver are just some of the components that make up a standard communication system. Error Control Coding (ECC) is rapidly becoming a requirement for the secure transmission and storage of massive volumes of data in wireless communication networks. For code speeds below the channel capacity [2], Shannon claims that ECC techniques are primarily used to recover the original data at the receiver by lowering the transmission errors (channel errors) to

any desired value. Over the years, many research works have been carried out towards the development of efficient ECC schemes to increase the transmission rate, in hopes to reach the channel capacity as proposed by Shannon. In recent times, one of the most successful types of ECC scheme in doing so has been Low-Density Parity-Check (LDPC) codes [3]. Since their rediscovery in the late 1990's, LDPC codes are shown to exhibit performance close to the Shannon's limit for a wide range of channels [4].

Both the matrix form and the graphical form are useful representations of LDPC codes, which are a type of linear block codes. The sparse parity-check matrix H [5] is a useful tool for efficiently representing LDPC codes in matrix form. The sparseness of the non-zero components in the

parity-check matrix [6] is the only distinction between the LDPC code and any other block code. Sparse parity-check matrices, in which fewer entries are not zero, are commonly used to represent LDPC codes. The degree distribution [7] is the sum of the numbers of non-zero entries in each row and column of the parity-check matrix. Each row and column of the parity-check matrix contributes to the overall weight of the LDPC code based on the total amount of non-zero components present there.

In electronic communication, Error Correcting Codes (ECC) is widely utilized for the effective storage design and error free data transmission in the desire bandwidth [8]. Low density parity check (LDPC) codes error correction is considered as the next generation for effective data transmission to reduce the data rate with the Shannon's limit. LDPC codes rediscover the decoding procedure for the correction for the minimization of error in channel through relative signal-to-noise ratio (SNR) for the significant reduction in complexity [9]. With the prior error correction and implementation of parallelism LDPC hardware is performed based on wireless communication with the DVB-S2 standard, Wi-MAX IEEE (802.16) (IEEE Std 802.16-2009) and WLAN IEEE (802.11n) [10]. Conventionally, LDPC decoding algorithm utilizes the conventional Sum Product algorithm (SPA) with the iterative passing of message to achieve the effective performance in decoding. The performance of SP algorithm exhibits effective bit error rate (BER) with the utilization of logarithmic and multiplicative computation in process for the log-likelihood (LLR) between the nodes in wireless communication [11]. The implementation of SPA exhibits the higher computational complexity those difficult for the implementation in hardware. To eliminate the conventional SPA complexity Simplified Sum-Product algorithm (SSPA) and Modified Sum-Product algorithm (MSPA) is adopted [12]. The SPA model simplifies and modify the non-linear function-based quantization approximation region division. However, the SPA method significantly minimizes the computational complexity leads to degradation of wireless communication performance [13]. LDPC codes with the SPA model utilizes simple hard decision to reduce the complexity in decoding algorithm for the implementation of complexity reduction compared with the conventional SPA. Recently, LDPC decoding lattices comprises of Fast Fourier transform based Sum-Product algorithm for the reduction of computational complexity [14]. However, with the conventional SPA model implementation of FFT increases the computation

time in implementation. Furthermore, the conventional FFT is difficult for processing larger dataset for the larger bandwidth.

This paper proposed an Integrated Proportional Reconfigurable Decoding with Belief propagation (PRDBP) to increase the throughput in the 5G wireless communication channel. The proposed PRDBP model focused on linear error-correcting codes in 5G channels. The model computes the enumerator's code word length for the finite length of code ensembles. The PRDBP model considers the block-length computation for the asymptotic cases to compute the minimal sensing distance. The code ensemble in the PRDBP model characterized the trapping set, stopping set, and properties of the code word in minimal floors. The proposed PRDBP model integrates the sum products and belief propagation algorithm for the modification in node equations. Based on certain class interior point estimation method linear problem and nonlinear convex optimization problems are computed. Based on computation affine scaling, reduction method and path-following methods are implemented.

2. RELATED WORKS

The conventional papers which presented decoding techniques for LDPC codes are considered. Some related works have been studied those accounts for highly efficient decoding schemes as well as its VLSI implementation in hardware that are in proximity to our proposed methodology.

Using RS-LDPC codes with a random parity check matrix, [15] looked into various implementation strategies for the BC. Reed-Solomon based low-density parity-check (RS-LDPC) codes are the building blocks of the new RS-LDPC architecture. The BC-RSLDPC architecture comprises of decoder and switch with implementation of parity check implemented with the higher efficiency techniques. The developed model achieves the decoder rate value of 1.3M gates of operating frequency value of 450MHz with throughput value of 41Gbps based on consideration of 8 iterations.

In [16], we reported a log-likelihood-ratio based belief-propagation (LLRBP) decoding of LDPC codes and its simplified variants. Both a normalization term and an additive offset term can be incorporated into the BP-based approximation to simplify check node updates. They found that both offset and normalized BP-based decoding methods performed similarly to BP decoding while offering advantages for hardware implementation. These

LDPC codes were decoded through belief propagation of the parity check matrix under factor graph representation, which was first analyzed in [17] and hence referred to as ‘Tanner graph’. The Sum Product Algorithm (SPA) is defined as a message passing algorithm over a factor graph and it is described in [18]. They demonstrated the implementation of BCJR algorithm, Pearl's belief propagation and Turbo decoding as instances of the sum-product algorithm. The algorithm corrected all bursts of length 11 or less and the weight six error patterns tested were decoded in five or fewer iterations. In [19] proposed a GF (64)-LDPC decoder integrated with the Min-Sum algorithm for the minimal code rate and length value of less than 0.7dB for the varying code rate with the Belief Propagation algorithm.

Their strategy can be modified to effectively interpret Galois Fields of orders GF (4096) and higher. Trial results demonstrated that the decoder region of a Virtex 4 FPGA requires less than 20% of the device's resources to achieve a translating throughput of 2.95Mbps. In [20] planned a LDPC decoder utilizing wave pipelining idea, which decreases the degree of idleness of the unravelling system. This study gave the definite interior engineering and its plan intricacy as far as equipment usage factors. Their combination report showed that the wave pipelined design lessens the region above and idleness above.

By shortening the quantization word length of unraveling data, [21] established the idea of memory-effective LDPC decoder, which in turn restricted the complexity of the required hardware. Using a short word length and a guaranteed cycle mistake rate (BER), two quantization methods were developed to lessen the number of memory bits anticipated by the decoder setup. The results demonstrated that the two quantization schemes reduced equipment complexity with minimal impact on decoding efficiency. In [22] a calculation that was near WBF family calculations in intricacy was introduced. The calculation is called as Liu-Pados Weighted Piece Flipping (LP-WBF), and known to perform well particularly for limited math LDPC codes. This calculation utilized the most un-dependable and the most solid variable piece in an equality really take a look at condition to compute the measurement. The calculation accomplished an engaging execution versus intricacy trade-off for limited math LDPC codes. Another BF calculation was introduced which is a self-unwavering quality-based calculation. The measurement is processed from the quantity of fulfilled and unsatisfied equality really look at conditions, and the self-

dependability upsides of the variable pieces. This calculation proceeded as well as MWBF and demonstrates the significance of the self-dependability in the flipping choice.

3. PROPOSED METHODOLOGY

3.1 LDPC Code with PRDBP

Low-Density Parity-Check (LDPC) effective model for the performance of channel improvement with the Shannon capacity channel estimation model. LDPC codes are implemented for the effective practical implementation to achieve reliable data transmission to achieve Shannon capacity. The Shannon capacity of the channel code is estimated based on the code rate to achieve error number near to zero for the decoding with the maximum likelihood estimation-based decoder with increase in length of block. The developed PRDBP uses the random linear block codes with polynomial code. The increase in length of block performs error value as zero, this leads to the increased computation complexity for the encoding and decoding to increases throughput, speed and reduced area. The PRDBP model implemented with LDPC code considers the Shannon limit with the block length with additional advantages to minimize the complexity for the higher speed and accuracy.




Figure 1: Channel in LDPC

With proposed PRDBP model simplest coding is implemented with the utilization of single parity check code. The developed code utilizes the extra bit in the binary message transmission for the relied message bits. Through parity code additional message bits are implemented with XOR sum with the codeword of 0. LDPC codes are also stated as the error correcting code with the provision of channel capabilities based on the Shannon limit with consideration of features for the effective implementation. As the proposed PRDBP model uses the iterative belief propagation decoding process for the reduced complexity and area with the increase in throughput. The adoption of belief propagation decoding process PRDBP model minimizes the low design and cost for the hardware

design. The LDPC perform the inherent parallelism for the distributed mapping in parallel computation to achieve higher throughput and reduced latency. The communication model system comprises of different modules such as LDPC encoder, decoder and AWGN channel as illustrated in figure 1.

In general, for an n-bit codeword, the total number of possible combinations of a binary vector is 2n. This n-bit codeword comprises of k message bits and (n-k) redundant bits. The parity-check matrix H is then represented as in equation (1)

$$H = [A, I_{n-k}]_{k \times n} \quad (1)$$

where, $k \times n$ represents the size of the matrix H, having k rows and n columns, I_{n-k} represents identity matrix of order $n - k$ and A is a $k \times n$ binary matrix. Then, by performing Gauss-Jordan elimination on PCM H, a $k \times n$ generator matrix G is obtained as in equation (2)

$$G = [I_k, A^T]_{k \times n} \quad (2)$$

The encoding operation in the encoder and the parity-check operation in the decoder are given as in equation (3) and (4)

$$C_n = M_k \times G \quad (3)$$

$$P_k = C_n^r \times H^T \quad (4)$$

where, C is the codeword, M is the message bits, C_n^r is the received codeword at the decoder and P is the parity-check bits. The syndrome of the received codeword is given as in equation (5)

$$S = C_n^r \cdot H^T \quad (5)$$

The parity check condition is satisfied if and only if $C_n \cdot H^T = 0$

LDPC Decoding with PRDBP

In general, the proposed PRDBP model uses the LDPC model for the transmission of message between node with the Shannon values. The message passing algorithm is laminated for the decoding process with the iterative process as presented in sequence of steps

Input: The probabilities of the code are represented as

$$p_n^0 = P(x_n = 0) \text{ and } p_n^1 = P(x_n = 1) = 1 - p_n^0, n = 1, \dots, N$$

Output: Decision value for hard $\hat{X} = \{\hat{x}_1, \dots, \hat{x}_N\}$.

Step 1: Initialization

Initially, iterative based decoding process is implemented for the computation of priori probabilities estimation with the neighboring node

variables estimation. Each variable is computed based on computation of Log-Likelihood Ratio (LLR) φ_n is computed as in equation (6)

$$\varphi_n = \log \frac{p_r(p_n^0=0|y_i)}{p_r(p_n^1=1|y_i)} = \frac{2}{\sigma^2} y_i \quad (6)$$

where, y_i denotes output value in the channel and σ^2 represented the channel noise variance.

For every $(c, v) \in \{(i, j) | H_{i,j} = 1\}$, compute as in equation (7)

$$\beta_{vc} = \text{sign}(\varphi_n) \log \left[\frac{1 + e^{-|\varphi_n|}}{1 - e^{-|\varphi_n|}} \right] \quad (7)$$

Where,

$$\text{sign}(\varphi_n) = \{+1 \text{ if } \varphi_n \geq 0 \text{ and } -1 \text{ if } \varphi_n < 0\}$$

Based on the output channel the node variables are initiated with the iterative based decoding process.

Step 2 : Iterative decoding process

In the computation of posteriori probabilities estimation extrinsic messages are computed for the variable neighboring node computation. For every node c and variable v the computed as in equation (8)

$$\alpha_{cv} = \log \left[\frac{1 + e^{\beta}}{1 - e^{-\beta}} \right] \prod_{n \in N(c)/v} \text{sign}(\beta_{vc}) \quad (8)$$

Where, $\sum_{n \in N(c)/v} |\beta_{vc}|$ and α_{cv} estimated based on the LLR information node check c for the different variable node v.

Variable node processing: For every iteration the extrinsic messages are computed for the distant neighbors and initial decision process. For every node c and variable v computed as in equation (9)

$$\beta_{vc} = \text{sign}(\varphi_{m,n}) \cdot \log \left[\frac{1 + e^{-|\varphi_{m,n}|}}{1 - e^{-|\varphi_{m,n}|}} \right] \quad (9)$$

Where, $\varphi_{m,n} = \varphi_n + \sum_{n \in N(c)/v} \alpha_{cv}$ and β_{vc} provides the variable node information for the node check c.

For every node variable v, the posteriori value is computed using the equation (10)

$$y_n = \varphi_n + \sum_{m \in M(v)} \alpha_{cv} \quad (10)$$

Step 3: Decision

The process is terminated based on condition $\hat{x} \cdot H = 0$, initiated with the updated node check with estimation of parity check satisfied based on the decoding iteration fro the iteration number.

LDPC codes with their iterative decoding process have demonstrated outstanding error correcting performance with simpler computational process. Furthermore, due to their suitability for parallelization and low complexity hardware implementation, LDPC codes have become a promising alternative to all the other coding schemes in Error Control Coding. Recently, many research works have been accomplished on LDPC decoders and their VLSI implementations to meet the high throughput (over Gb/s) target for advanced high-speed communication systems. However, an efficient design of high throughput LDPC decoder with small size and less power dissipation still remains a great challenge. Therefore, the scope of this thesis is to propose efficient solutions to various issues of the most important practical challenges varying from algorithm techniques to the ASIC / FPGA implementation of LDPC decoders.

3.2 Sum-Product Algorithm with PRDBP

The conventional Sum-Product algorithm (SPA) is integrated with deep belief propagation network proposed PRDBP in iterative message passing method for the precision LLR messages for the input decoding process. The proposed PRDBP model uses the SPA scheme for the decoding process comprises of the two phases for the data transmission between the node edges and Tanner graph in the node variables. With the decision-based messaging process the SPA utilizes the information update between the nodes.

Let message transmission is stated as q_{nm} for the bit node variables to check node VTC and the message transmission to evaluate the user and variable node is denoted as λ_{nm} . The conventional SPA model classifies the sign and magnitude with consideration of equation (11)

$$q_{nm} = \mu_{nm} \cdot \lambda_{nm} = \text{sign}(q_{nm}) \text{ and } \lambda_{nm} = |q_{nm}| \quad (11)$$

With the decoding process for the iteration count of 0 for the messages $q_{nm}^{(0)} = \frac{2y_i}{\sigma^2}$ with consideration of logarithmic-likelihood ratio information (LLR). The input of the receiver is stated as y_i and variance is represented as σ with consideration of Additive White Gaussian Noise (AWGN) channel. The channel intrinsic information in the channel computes the node variables to perform decoding process presented based on check node unit (CNU) for the information update computed as in equation (12)

$$r_{min} = 2 \left\{ \prod_{i \in W(m)} \text{sign}(y_i) \right\} \cdot \tanh^{-1} \left\{ \prod_{i \in W(m)} \tanh \left(\frac{2y_i}{\sigma^2} \right) \right\} \quad (12)$$

Where in above equation (12) the number of bits for the mth check is represented as $N(m)$. The message updated and transmitted is denoted as r_{min} utilized for the effective processing and the updated VTC information are presented in equation (13)

$$q_{nm} = q_{nm}^{(0)} + \sum_{m \in M(n)} |m', m' \neq m| r_{min} \quad (13)$$

where $M(n)$ represents the nth bit participating check count using equation (14)

$$q_n = q_{nm}^{(0)} + \sum_{m \in M(n)} r_{min} \quad (14)$$

The process of decoding is computed based on the parity check for the computation of codewords or maximal iteration count. The implementation of LDPC code is evaluated with the soft decision process for the decoding and SPA provides the higher BER rate. However, the computational complexity is higher for the SPA is not effective for the hardware implementation. The proposed PRDBP model comprises of multiplication and division process to check node with the soft information computation. The performance of proposed PRDBP model is compared with SPA model for the reduction of computational complexity with the reduced quantization values. The proposed PRDBP model uses the hyperbolic tangent (tanh) function and its inverse (tanh-1). The inverse hyperbolic tangent (tanh-1) function is presented as in equation (15) and (16)

$$\text{tanh}_{modified}(x) = \{ \tanh(x), \text{ if } |x| < x_0; \text{ sign}(x) \tanh(x_0), \text{ if } |x| \geq x_0 \} \quad (15)$$

$$\text{tanh}_{modified}^{(-1)}(x) = \{ \tanh^{(-1)}(x), \text{ if } |x| < x_0; \text{ sign}(x) \tanh^{(-1)}(x_0), \text{ if } |x| \geq x_0 \} \quad (16)$$

However, the PRDBP model subjected to drastic reduction of Bit Error Rate (BER) degradation performance value of 0.25dB. The performance is estimated based on application of quantization scheme with the reduction of approximation errors. Additionally, the proposed PRDBP mode approximate the error for the total iteration decoding for the error correction in channel those leads to minimal signal-to-noise ratio.

Decoding with PRDBP based on SPA

The proposed PRDBP model computational complexity is minimal compared with the conventional techniques with the average decoding process with conventional methods. The developed PRDBP model uses the logarithmic likelihood-ratio (LLR) consideration of quantization level for the effective decoding process. The proposed PRDBP model incorporates FFT and SPA algorithm with the lattice estimation to achieve the effective decoding performance to minimize the computational complexity in the lattice subgroup elements. However, for the large set of input sequences the process of transmission comprises of the small non-zero elements for the consideration of different channel to achieve higher bandwidth compared with conventional FFT method those are unsuitable. The proposed PRDBP uses the sparseness for the LDPC codes for the higher execution time and resource memory are processed temporarily in data processing. As a result, the suggested PRDBP model's decoding performance suffers from reducing the computational complexity by modifying the check and variable nodes. The proposed PRDBP model reduces the computational complexity by integrating the Fast Fourier Transform with a time shift model. Variable node computations using optimized integer constants speed up the decoding procedure. The variable and check node in the proposed PRDBP model are presented as follows:

Initialization: Initialize the iteration set count of $k = 0$ to achieve the maximal decoding iteration process set as k_{max} . For $0 \leq 1 \leq 1 - N$, $q_{nm}^{(0)}$ the priority probability is estimated based on bit n . The set is computed using the equation

$$q_{nm}^{(0)} = \frac{2y_i}{\sigma^2}$$

Step 1: Compute the user update range of for $0 \leq m \leq M - 1$ and $0 \leq n \leq N - 1$, for the message transmission between variable data transmission

$$r_{mn}^{(k)} = [r_{mn}^{(k)}(0), r_{mn}^{(k)}(1), \dots, r_{mn}^{(k)}(u-1)]^{-1}$$

is computed as in equation (17)

$$r_{mn}^{(k)} = \prod_{i \in N(m)_n} \text{sign}(y_i) \cdot F^{-1} \left(\prod_{i \in N(m)_n} F \left(\frac{2|y_i|}{\sigma^2} \right) \right) \quad (17)$$

Where in above equation (17) F and F^{-1} represents the discrete Fourier transform and its

inverse Fourier transform respectively. Similarly alphabet size is computed as in equation (18)

$$r_{mn}^{(k)} = \prod_{i \in N(m)_n} \text{sign}(y_i) \cdot FFT_h^{-1} \left(\prod_{i \in N(m)_n} FFT_h \left(\frac{2|y_i|}{\sigma^2} \right) \right) \quad (18)$$

where FFT_h and FFT_h^{-1} represents the FFT based on time shift and inverse process in the 5G communication.

Step 2: Update the variable for $0 \leq m \leq M - 1$ and $0 \leq n \leq N - 1$ the

message q_{nm} is computed as in equation in (19)

$$q_{nm}^{(k)} = q_{nm} + \sum_{m \in N(n)} \left(\prod_{i \in N(m)_n} \text{sign}(y_i) \cdot FFT_h^{-1} \left(\prod_{i \in N(m)_n} FFT_h \left(\frac{2|y_i|}{\sigma^2} \right) \right) \right) \quad (19)$$

Where, $q_{nm} + q_{nm}^{(0)} + \sum X_i$ as presented in equation (20)

$$q_{nm}^{(k)} = q_{nm} + \sum_{m \in N(n)} \left(1 - 2 \left(s_m \oplus z_n^{(k)} \right) \left(FFT_h^{-1} \left(\sum_{i \in N(m)} FFT_h \left(\frac{2|y_i|}{\sigma^2} \right) \right) \right) \right) \quad (20)$$

Step 3: Decision: The hard decision $Z^{(0)} = (Z_0^{(0)}, Z_1^{(0)}, \dots, Z_{N-1}^{(0)})$ is made such

that $z_n^{(k)} = 0$ if $q_n^{(k)} \geq 0$ and $z_n = 1$ if $q_n^{(k)} < 0$. If $z_n^{(k)} \cdot H_{mn}^T = 0$, Output $Z^{(k)}$ as the

decoded codeword and the decoding process is stopped, else the decoding process is started again from Step 1.

Step 4: The process is continued until the maximal decoding iteration to achieve the parity check condition satisfaction for the codeword estimation computed as $\hat{c} \cdot H^T = 0$.

The proposed PRDBP model perform the process of node update with the consideration of complex hyperbolic tangent function. The created model computes the process of updating nodes using the Fast Fourier Transform in the presence of a time shift function. When transmitting information, any difference between the Fast Fourier Transform and an FFT-based tangent function is interpreted as a data shift. The implementation of FFT increased the throughput with the reduced computation time for the large information data sets. Additionally, the proposed model does not require any additional memory for the resource leads to reduced area for the temporary data for each iteration. The implementation of FFT function achieves the throughput value of 0.1dB compensated with the implementation of integer optimization for the

process variable update. The integer constant is optimized with the heuristic simulation for the improved performance in decoding process. Furthermore, the proposed PRDBP model decoding process minimizes the LLR values for the initial decoding process. The original values are updated for every decoding step utilized for each decoding process [29].

4. RESULTS AND DISCUSSIONS

The implemented using PRDBP algorithm for error correction simulated using Xilinx 12.4 ISE tool and using Verilog language. Figure below show the simulation result of the PRD G-LDPC encoder, representing the encoder waveform without error. Below simulated encoder output doesn't have any wrong in binary values. Final yield is same as input with all syndromes Zeros.




Figure 2: Simulation Encoding Process

Below simulated encoder output has multiple wrong binary values. Final yield is same as input with all syndromes non zeros.




Figure 3: Simulation of LDPC

Below report represents Logical requirements for constructing proposed LDPC for calibrations of LUT and flipflops along with whole area result. From this figure we can say that for this

design we use 6272 lookup tables and 2048 flip-flops and the area of the whole circuit covered is 0.04383mm².




Figure 4: Device utilization summary

Below snapshot is used to calculate total throughput put of the proposed system. From the below figure we can say that the total throughput of the system design is 2663MBPS and which is better than the previous works which are discussed in the literature and the results are compared in the table 1.




Figure 5: Timing Summary

Decoding	Decoding					
	WLAN			Wi-MAX		
	(648,324)	(1296, 864)	(2304,1152)			
SNR (dB)	Bit Error Rate	SNR (dB)	Bit Error Rate	SNR (dB)	Bit Error Rate	
SPA	2.38	10 ⁻⁴	2.47	10 ⁻⁵	2.08	10 ⁻⁵
FFT SPA	2.44	10 ⁻⁴	2.58	10 ⁻⁵	2.18	10 ⁻⁵
SSPA	2.49	10 ⁻⁴	2.79	10 ⁻⁵	2.37	10 ⁻⁵
MSPA	2.59	10 ⁻⁴	2.97	10 ⁻⁵	2.39	10 ⁻⁵
Proposed algorithm	2.40	10 ⁻⁴	2.51	10 ⁻⁵	2.12	10 ⁻⁵

Table 1: Comparison of Throughput




Figure 6: Comparison of Performance

The figure 6 provides the comparison of the LUT and Flipflops for the proposed with the conventional methods. The complexity of the proposed model is minimal compared with the existing techniques. In figure 7 the area utilization of the proposed PRDBP area compared with the existing techniques. The area required for the proposed PRDBP exhibits the minimal requirement in area.




Figure 7: Comparison of Area

In figure 8 illustrated the comparison of throughput for the proposed PRDBP with the existing technique.




Figure 8: Comparison of Throughput

The comparison of throughput illustrated that proposed PRDBP model achieves the higher throughput compared with the existing techniques. The decoding process performance for the different standards are presented in table 2.

The comparative analysis of proposed PRDBP is examined with other methods such as FFT SPA, SSPA and MSPA as presented in table 2. The comparative analysis expressed that proposed PRDBP achieves the effective performance for decoding compared with the FFT SPA, MSPA and SSPA. The decoding algorithm incorporates arithmetic operation for the determination of node

process and conventional SPA model subjected to higher computational complexity with the incorporation of FFT. Furthermore, the SPA model uses the look-up-tables (LUTs) for the large data set storage processing information acquired from the iterative message process. The proposed PRDBP model with the FFT function implemented with time shift adopts the non-linear function estimation with the quantization table approximation. The proposed PRDBP model computational complexity is presented with conventional methods are presented in table 3.

Table 3: Comparison of Computational Complexity

Alphabet Size u	Sum Product Algorithm	FFT based Sum Product Algorithm	PRDBP
2	144	96	84
4	480	288	216
8	1728	864	378

In table 3 it is observed that proposed PRDBP model is comparatively examined with the SPA model with consideration of arithmetic operation for the decoding and validation process. Through comparative analysis it is observed that proposed PRDBP achieves the reduced arithmetic operation range of 67% and 42% reduction for the total decoding process of arithmetic operations compared with SPA and FFT respectively. Furthermore, the table 3 LPDC model alphabet size increases the complexity for the computation is increased gradually but minimal than the existing techniques. It is also seen that the suggested PRDBP model outperforms the standard SSPA, FFT SPA, and MSPA in decoding the LDPC codes

	LUT	FLIPFLOPS	AREA (mm2)	Throughput (MBPS)
Proposed	6272	2048	0.04383	2663
[21]	20340	5593	11.25	450
[22]	65536	10133	1.271	947

(648, 324), (2304, 1152), and (1296, 864), respectively. However, the process of decoding is irregular for the LDPC code to achieve the higher intrinsic message generation for the uniform distribution degree. The proposed PRDBP model normalize the decoding values with the LDPC codes.

Table 4: Comparison of LDPC type

LDPC	Code length	Code rate	Proposed Normalization Value θ	
			θ_1	θ_2
Irregular Code	1944	$\frac{1}{2}$	0.825	0.846
Irregular Code	1944	$\frac{2}{3}$	0.82	0.858
Irregular Code	1944	$\frac{3}{4}$	0.77	0.848

Irregular Code	1944	5/6	0.78	0.8275
----------------	------	-----	------	--------

Table 4 presented a normalization value for varying code rate with irregular LDPC code

length of 1944. The normalized length of code is represented as 1944 with the code rate of 1/2, 2/3 and 3/4 in simulation.

Table 5: Comparison of Performance

Parameters	Proposed work	[20]	[21]	[22]	[23]
Code length	1944	648,1296, 1944	648,1296, 1944	648	1944
Code rate	1/2–5/6	1/2–5/6	1/2–5/6	1/2–5/6	1/2
Sub-matrix size	81	27,54, 81	27, 54 ,81	27	81
# of iterations	10	2–15	5	11–13	8
Clock Frequency (MHz)	587	412	500	240	111.1
Throughput	1.27–2.17 (Gb/s)	61.3–736 (Mb/s)	1.6 (Gb/s)	175– 410 (Mb/s)	250 (Mb/s)
Core Area (mm ²)	1.42	3.69	1.85	0.74	3.88
Power (mW)	140.42	502	238.4	234.6	76
TAR (Gbps/mm ²)	1.456	0.199	0.865	0.554	0.0644

In table 5 proposed PRDBP model achieves the higher throughput for the efficient utilization of resources with reduced area compared with the other decoders. The proposed PRDBP model is reconfigured based on the block length and code rate for the IEEE 802.11n standard.

Table 6 presented a comparative analysis of the proposed PRDBP with the existing algorithm. The comparative analysis stated that proposed PRDBP model exhibits the faster convergence with the increased throughput with reduced area.

Table 6: Comparison of Time and Convergence Speed

No. of Iterations	PEG LDPC (1008, 504)			Mackay'sLDPC (2000, 1000)			FG LDPC (4095, 3367)		
	IERRWBF (ms)	Proposed (ms)	Speed Up (%)	IERRWBF (ms)	Proposed (ms)	Speed Up (%)	IERRWBF (ms)	Proposed (ms)	Speed Up (%)
5	7.82	5.49	42.44	15.40	10.22	50.68	58.41	37.79	54.56
10	14.37	9.81	46.84	29.97	19.51	53.61	284.26	177.33	60.30
25	41.23	27.53	49.76	138.21	87.88	57.27	561.39	345.91	62.29
50	74.28	49.32	50.61	269.85	168.19	60.44	836.15	510.68	63.73
75	115.46	72.94	58.29	396.61	245.72	61.41	1119.57	682.12	64.13
100	147.17	91.33	61.14	529.48	325.33	62.75	1388.76	843.84	64.58

In addition, the convergence rates for the (1008, 504) PEG, (2000, 1000), and (4095, 3367) FG LDPC codes are 61.14, 62.75, and 64.58%, respectively, when using the proposed PRDBP. It is found that code length is increased with the convergence process of decoding for the effective mitigation in decoding performance. Therefore, the simulation results show that the suggested model accomplishes the better throughput with the reduced area required for the 5G communication while simultaneously lowering the computational complexity.

5. CONCLUSION

The proposed PRDBP model uses the FFT model for the effective performance of the LDPC codes. The PRDBP model comprises of the enumerator and reconfigurable codes for the effective communication. The proposed PRDBP model uses the FFT based Deep Belief model for the increased throughput. Simulation analysis expressed that proposed PRDBP model achieves the higher throughput with the reduced area for the wireless communication. The design comprises of the LDPC model uses the FFT model for the

integrated with SPA for the reduced area effective in wireless communication. The comparative analysis stated that proposed PRDBP ~34 reduced the area and ~48% increase in the throughput. Need to focus more on latency for future research.

REFERENCES

- [1] K.Arora, J.Singh, Y.Sandhawa, "A survey on channel coding techniques for 5G wireless networks," *Telecommunication Systems*, Vol.73, No.4, 2020, pp.637-663.
- [2] H.Cui, F.Ghaffari, K.Le, D.Declercq, J.Lin, Z.Wang, "Design of high-performance and area-efficient decoder for 5G LDPC codes", *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol.68, No.2, 2020, pp.879-891.
- [3] A.Ly, Y.Yao, "A review of deep learning in 5G research: Channel coding, massive MIMO, multiple access, resource allocation, and network security", *IEEE Open Journal of the Communications Society*, Vol.2, 2021, pp.396-408.
- [4] B.Wang, Y.Zhu, J.Kang, "Two effective scheduling schemes for layered belief propagation of 5G LDPC codes", *IEEE*

- Communications Letters*, Vol.24, No.8, 2020, pp. 1683-1686.
- [5] V.L.Petrović, D.M.El Mezeni, A.Radošević, “Flexible 5G new radio LDPC encoder optimized for high hardware usage efficiency”, *Electronics*, Vol.10, No.9, 2021, pp. 1106.
- [6] M.Stark, L.Wang, G.Bauch, R.D.Wesel, “Decoding rate-compatible 5G-LDPC codes with coarse quantization using the information bottleneck method,” *IEEE Open Journal of the Communications Society*, Vol.1, 2020, pp.646-660.
- [7] J.Boiko, I.Pyatin, O.Eromenko, “Determining the Effectiveness of LDPC Codes for 5G Information Networks”, In *2021 IEEE 12th International Conference on Electronics and Information Technologies (ELIT)2021*, (pp. 159-164). IEEE.
- [8] J.Nadal, A.Baghdadi, “Parallel and flexible 5G LDPC decoder architecture targeting FPGA”, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol.29, No.6, 2021, pp.1141-1151.
- [9] H.Lee, Y.S.Kil, M.Jang, S.H.Kim, O.Sark, G. Park, “Multi-round belief propagation decoding with impulsive perturbation for short LDPC codes”, *IEEE Wireless Communications Letters*, Vol.9, No.9, 2020, pp. 1491-1494.
- [10] T. C. Y.Chang, P. H.Wang, J. J.Weng, I. H.Lee, Y. T. Su, “Belief-propagation decoding of LDPC codes with variable node-centric dynamic schedules”, *IEEE Transactions on Communications*, Vol.69, No.8, 2021, pp.5014-5027.
- [11] Z.Yang, Y.Fang, G.Cai, G.Zhang, P.Chen, “Design and optimization of tail-biting spatially coupled protograph LDPC codes under shuffled belief-propagation decoding”, *IEEE Communications Letters*, Vol. 24, No.7, 2020, 1378-1382.
- [12] S.Miao, A.Schnerring, H.Li, L.Schmalen, “Neural Belief Propagation Decoding of Quantum LDPC Codes Using Overcomplete Check Matrices”, *arXiv preprint arXiv:2212.10245*, 2022.
- [13] S.Habib, A.Beemer, J.Kliewer, “Belief propagation decoding of short graph-based channel codes via reinforcement learning”, *IEEE Journal on Selected Areas in Information Theory*, Vol.2, No.2, 2021, pp.627-640.
- [14] M.Zhu, M.Jiang, C.Zhao, “Adaptive Belief Propagation Decoding of CRC Concatenated NR LDPC and Polar Codes”, *IEEE Transactions on Communications*, Vol.70, No.8, 2022, pp.4991-5003.
- [15] K.Y.Kuo, C.Y.Lai, “Refined belief propagation decoding of sparse-graph quantum codes”, *IEEE Journal on Selected Areas in Information Theory*, Vol.1, No.2, 2020, pp.487-498.
- [16] X.Zhang, M.Jiang, M.Zhu, K.Liu, C.Zhao, “CRC-Aided Adaptive Belief Propagation Decoding of NR LDPC Codes”, In *2022 IEEE 95th Vehicular Technology Conference: (VTC2022-Spring)* June 2022, pp. 1-6, IEEE.
- [17] W.Lin, Z.Xu, S.Hong, L.Wang, “Multi-Round Joint Belief Propagation Decoding with Perturbation for JSCC System Based on DP-LDPC Codes,” In *2021 International Conference on Computer, Information and Telecommunication Systems (CITS) 2021*,(pp. 1-5). IEEE.
- [18] K.Y.Kuo, C.Y.Lai, “Exploiting degeneracy in belief propagation decoding of quantum codes,” *npj Quantum Information*, Vol.8, No.1, 2022, pp.1-9.
- [19] K.Y.Kuo, C.Lai, “Refined belief-propagation decoding of quantum codes with scalar messages,” In *2020 IEEE Globecom Workshops (GC Wkshps)*, 2020, December, pp. 1-6. IEEE.
- [20] N. M.Bidgoli, T.Maughey, A.Roumy, “Excess rate for model selection in interactive compression using belief propagation decoding,” *Annals of Telecommunications*, Vol.75, No.11, 2020, pp. 623-633.
- [21] L.Deng, Z.Liu, Y.L.Guan, X.Liu, C.Asalam, X.Yu, Z.Shi, “Perturbed Adaptive Belief Propagation Decoding for High-Density Parity-Check Codes”, *IEEE Transactions on Communications*, Vol.69, No.4, 2020, pp. 2065-2079.
- [22] H.Wang, W.Zhang, Y.Jing, Y.Chang, Y.Liu, “Controversial Variable Node Selection-Based Adaptive Belief Propagation Decoding Algorithm Using Bit Flipping Check for JSCC Systems”, *Entropy*, Vol.24, No.3, 2022, pp.427.
- [23] Sina Pourjabar and Gwan S. Choi, “A High-Throughput Multi-Mode LDPC Decoder for 5G NR” in proceedings of Pourjabar2021AHM, 2021
- [24] Xiumin Wang, Jun Li, Hong Chang, Jinlong He, “Optimization Design of Polar-LDPC Concatenated Scheme Based on Deep Learning,” *Computers & Electrical Engineering*, Volume 84, 2020.

- [25] Oscar Ferraz et al., “A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA, and GPU Architectures”, IEEE Communications Surveys & Tutorials, Vol. 24, No. 1, First Quarter 2022.
- [26] Lenin, D. S., and Shekhar, H. (2021). Design and Implementation of Optimized LDPC for SDR Applications. International Transaction Journal of Engineering, Management, & Applied Sciences & Technologies, 12(1), 12A10, 1-10. <http://TUENGR.COM/V12/12A10.pdf> DOI: 10.14456/ITJEMAST.2021.15
- [27] Ahmed Mahdi et al., “A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 29, No. 1, January 2021.
- [28] Hangxuan Cui et al., “Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes,” IEEE Transactions on Circuits and Systems—I: Regular Papers, 2020.
- [29] P. Girish and B. T, "Intuitive Probabilistic Conditional Approach in LDPC for Memory Corrections," 2022 IEEE North Karnataka Subsection Flagship International Conference (NKCon), Vijaypur, India, 2022, pp. 1-7, doi: 10.1109/NKCon56289.2022.10126844.